參數(shù)資料
型號(hào)： AD9785-DPG2-EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 26/64頁(yè)
文件大小： 0K
描述： BOARD EVALUATION FOR AD9785
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC®
DAC 的數(shù)量： 2
位數(shù)： 12
采樣率（每秒）： 800M
數(shù)據(jù)接口： 串行
設(shè)置時(shí)間： 22ms
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板，纜線，CD
已用 IC / 零件： AD9785
AD9785/AD9787/AD9788
Rev. A | Page 32 of 64
The frequency tuning word (FTW) register comprises four bytes located at Address 0x0A.
Table 20. Frequency Tuning Word (FTW) Register
Address
Bit
Name
Description
0x0A
[31:0]
Frequency Tuning
Word [31:0]
These bits make up the frequency tuning word applied to the NCO phase accumulator.
The phase control register (PCR) comprises four bytes located at Address 0x0B.
Table 21. Phase Control Register (PCR)
Address
Bit
Name
Description
0x0B
[31:26]
Reserved
Reserved for future use.
[25:16]
Phase Correction
Word [9:0]
These bits are the 10-bit phase correction word.
[15:0]
NCO Phase Offset
Word [15:0]
These bits are the 16-bit NCO phase offset word. See the Numerically Controlled Oscillator
section for details.
The amplitude scale factor (ASF) register comprises three bytes located at Address 0x0C.
Table 22. Amplitude Scale Factor (ASF) Register
Address
Bit
Name
Description
0x0C
[23:18]
Reserved
Reserved for future use.
[17:9]
Q DAC Amplitude
Scale Factor [8:0]
These bits are the 9-bit Q DAC amplitude scale factor. The bit weighting is MSB = 21,
LSB = 27, which yields a multiplier range of 0 to 3.9921875. Note that by setting the gain to
1.0 (0x080), the gain block is bypassed. This changes the latency of the signal. Therefore, in
systems using quadrature signals, either both I and Q scale factors should be bypassed or
both should have gains set to a value other than 1.0.
[8:0]
I DAC Amplitude
Scale Factor [8:0]
These bits are the 9-bit I DAC amplitude scale factor. The bit weighting is MSB = 21,
LSB = 27, which yields a multiplier range of 0 to 3.9921875.
The output offset (OOF) register comprises four bytes located at Address 0x0D.
Table 23. Output Offset (OOF) Register
Address
Bit
Name
Description
0x0D
[31:16]
Q DAC Offset [15:0]
These bits are the 16-bit Q DAC offset factor. The LSB bit weight is 20.
[15:0]
I DAC Offset [15:0]
These bits are the 16-bit I DAC offset factor. The LSB bit weight is 20.
The version register (VR) comprises two bytes located at Address 0x0E and is read only.
Table 24. Version Register (VR)
Address
Bit
Name
Description
0x0E
[15:8]
Reserved
Reserved for future use.
[7:0]
Version ID
These bits read back the current version of the product.
相關(guān)PDF資料
PDF描述
EEM36DTMD-S189 CONN EDGECARD 72POS R/A .156 SLD
EEM36DTMH-S189 CONN EDGECARD 72POS R/A .156 SLD
0210390421 CABLE FLAT FLEX 1.18" 1MM 26POS
EVAL-AD5791SDZ BOARD EVAL FOR AD5791
VE-J2R-EZ CONVERTER MOD DC/DC 7.5V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9785-EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9785 制造商:Analog Devices 功能描述:DUAL 12B, 1GSPS D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board
AD9786 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
AD9786BSV 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 16BIT DAC SMD 9786 TQFP80
AD9786BSVRL 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP T/R
AD9786BSVZ 功能描述:IC DAC 16BIT INTERPOL/SP 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*