參數(shù)資料
型號(hào)： AD9883AKSTZ-140
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 7/28頁(yè)
文件大?。?/td> 0K
描述： IC FLAT PANEL INTERFACE 80-LQFP
標(biāo)準(zhǔn)包裝： 90
應(yīng)用： 顯示器，監(jiān)控器，電視
接口： 模擬
電源電壓： 3 V ~ 3.6 V
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-LQFP（14x14）
包裝： 托盤(pán)
安裝類(lèi)型： 表面貼裝
產(chǎn)品目錄頁(yè)面： 788 (CN2011-ZH PDF)
REV. B
AD9883A
–15–
Table VI. Control Register Map
Write and
Hex
Read or
Default
Register
Address
Read Only
Bits
Value
Name
Function
00H
RO
7:0
Chip Revision
An 8-bit register that represents the silicon revision level.
Revision 0 = 0000 0000.
01H
*
R/
W
7:0
01101001
PLL Div MSB
This register is for Bits [11:4] of the PLL divider. Greater values mean
the PLL operates at a faster rate. This register should be loaded first
whenever a change is needed. This will give the PLL more time to lock.
02H
*
R/
W
7:4
1101
****
PLL Div LSB
Bits [7:4] of this word are written to the LSBs [3:0] of the
PLL divider word.
03H
R/
W
7:3
01
******
Bits [7:6] VCO Range. Selects VCO frequency range.
(See PLL description.)
**001***
Bits [5:3] Charge Pump Current. Varies the current that drives the
low-pass filter. (See PLL description.)
04H
R/
W
7:3
10000
***
Phase Adjust
ADC Clock Phase Adjustment. Larger values mean more delay.
(1 LSB = T/32)
05H
R/
W
7:0
10000000
Clamp
Places the Clamp signal an integer number of clock periods after the trail-
Placement
ing edge of the Hsync signal.
06H
R/
W
7:0
10000000
Clamp
Number of clock periods that the Clamp signal is actively clamping.
Duration
07H
R/
W
7:0
00100000
Hsync Output
Sets the number of pixel clocks that HSOUT will remain active.
Pulsewidth
08H
R/W
7:0
10000000
Red Gain
Controls ADC input range (contrast) of each respective channel.
Greater values give less contrast.
09H
R/W
7:0
10000000
Green Gain
0AH
R/W
7:0
10000000
Blue Gain
0BH
R/W
7:1
1000000*
Red Offset
Controls dc offset (brightness) of each respective channel. Greater
values decrease brightness.
0CH
R/W
7:1
1000000*
Green Offset
0DH
R/W
7:1
1000000*
Blue Offset
0EH
R/
W
7:0
0
*******
Sync Control
Bit 7 – Hsync Polarity Override. (Logic 0 = Polarity determined by
chip, Logic 1 = Polarity set by Bit 6 in register 0EH.)
*1******
Bit 6 – Hsync Input Polarity. Indicates polarity of incoming Hsync
signal to the PLL. (Logic 0 = Active Low, Logic 1 = Active High.)
**0*****
Bit 5 – Hsync Output Polarity. (Logic 0 = Logic High Sync,
Logic 1 = Logic Low Sync.)
***0****
Bit 4 – Active Hsync Override. If set to Logic 1, the user can select
the Hsync to be used via Bit 3. If set to Logic 0, the active interface
is selected via Bit 6 in register 14H.
****0***
Bit 3 – Active Hsync Select. Logic 0 selects Hsync as the active
sync. Logic 1 selects Sync-on-Green as the active sync. Note that the
indicated Hsync will be used only if Bit 4 is set to Logic 1 or if both
syncs are active. (Bits 1, 7 = Logic 1 in register 14H.)
*****0**
Bit 2 – Vsync Output Invert. (Logic 1 = No Invert, Logic 0 = Invert.)
******0*
Bit 1 – Active Vsync Override. If set to Logic 1, the user can select
the Vsync to be used via Bit 0. If set to Logic 0, the active interface
is selected via Bit 3 in register 14H.
*******0
Bit 0 – Active Vsync Select. Logic 0 selects Raw Vsync as the output
Vsync. Logic 1 selects Sync Separated Vsync as the output Vsync.
Note that the indicated
Vsync will be used only if Bit 1 is set to Logic 1.
2-Wire Serial Register Map
The AD9883A is initialized and controlled by a set of registers,
which determine the operating modes. An external controller is
employed to write and read the control registers through the
two-line serial interface port.
相關(guān)PDF資料
PDF描述
V28C36H100BF CONVERTER MOD DC/DC 36V 100W
LTC4306IGN#PBF IC MUX 4CH 2-WIRE BUS 24-SSOP
MS27468P15B35SA CONN RCPT 37POS JAM NUT W/SCKT
D38999/20FD18SB CONN RCPT 18POS WALL MNT W/SCKT
V28C36H100BL3 CONVERTER MOD DC/DC 36V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9883AKSTZ-RL110 功能描述:IC INTERFACE FLAT 110MHZ 80LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話(huà) 接口:I²C，2 線(xiàn)串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱(chēng):296-25223-2
AD9883KST-110 制造商:Rochester Electronics LLC 功能描述:110MHZ ANALOG INTERFACE F - Bulk
AD9884 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:100 MSPS/140 MSPS Analog Flat Panel Interface
AD9884A 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:100 MSPS/140 MSPS Analog Flat Panel Interface
AD9884A/PCB 制造商:Analog Devices 功能描述:140 MSPS GRAPHICS DIGITIZER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*