- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16822 > AD9959/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9959 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9959/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9959 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Phase Coherent FSK Modulator (CN0186) AD9958/59 Eval Brd Schematics AD9958/59 Eval Brd Gerber Files AD9959 Eval Brd BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9959 |
| 主要屬性： | 10 位數(shù)模轉(zhuǎn)換器，32 位調(diào)節(jié)字寬 |
| 次要屬性： | 4 通道 |
| 已供物品： | 板，線纜，軟件 |
| 其它名稱： | AD9959/PCB AD9959/PCB-ND Q2548077 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD9959
Rev. B | Page 18 of 44
THEORY OF OPERATION
DDS CORE
The AD9959 has four DDS cores, each consisting of a 32-bit
phase accumulator and phase-to-amplitude converter. Together,
these digital blocks generate a digital sine wave when the phase
accumulator is clocked and the phase increment value (frequency
tuning word) is greater than 0. The phase-to-amplitude converter
simultaneously translates phase information to amplitude
information by a cos(θ) operation.
The output frequency (fOUT) of each DDS channel is a function
of the rollover rate of each phase accumulator. The exact
relationship is given in the following equation:
32
2
)
)(
(
S
OUT
f
FTW
f
=
where:
fS is the system clock rate.
FTW is the frequency tuning word and is 0 ≤ FTW ≤ 231.
232 represents the phase accumulator capacity.
Because all four channels share a common system clock, they
are inherently synchronized.
The DDS core architecture also supports the capability to phase
offset the output signal, which is performed by the channel
phase offset word (CPOW). The CPOW is a 14-bit register that
stores a phase offset value. This value is added to the output of
the phase accumulator to offset the current phase of the output
signal. Each channel has its own phase offset word register. This
feature can be used for placing all channels in a known phase
relationship relative to one another. The exact value of phase
offset is given by the following equation:
°
×
=
Φ
360
2
14
POW
DIGITAL-TO-ANALOG CONVERTER
The AD9959 incorporates four 10-bit current output DACs.
The DAC converts a digital code (amplitude) into a discrete
analog quantity. The DAC current outputs can be modeled as a
current source with high output impedance (typically 100 kΩ).
Unlike many DACs, these current outputs require termination
into AVDD via a resistor or a center-tapped transformer for
expected current flow.
Each DAC has complementary outputs that provide a combined
full-scale output current (IOUT + IOUT). The outputs always sink
current, and their sum equals the full-scale current at any point
in time. The full-scale current is controlled by means of an
external resistor (RSET) and the scalable DAC current control
bits discussed in the Modes of Operation section. The resistor,
RSET, is connected between the DAC_RSET pin and analog
ground (AGND). The full-scale current is inversely proportional
to the resistor value as follows:
(max)
91
.
18
OUT
SET
I
R
=
The maximum full-scale output current of the combined DAC
outputs is 15 mA, but limiting the output to 10 mA provides
optimal spurious-free dynamic range (SFDR) performance.
The DAC output voltage compliance range is AVDD + 0.5 V to
AVDD 0.5 V. Voltages developed beyond this range may cause
excessive harmonic distortion. Proper attention should be paid
to the load termination to keep the output voltage within its
compliance range. Exceeding this range could potentially dam-
age the DAC output circuitry.
05
24
6-
01
6
DAC
LPF
CHx_IOUT
AVDD
1:1
50
CHx_IOUT
Figure 32. Typical DAC Output Termination Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM12DTKT-S288 | CONN EDGECARD 24POS .156 EXTEND |
| ATWEBDVK-02RC | KIT DEV TCP/IP AT89C51RD2 REMOTE |
| KSZ8862-10FL-EVAL | BOARD EVALUATION KSZ8862-10FL |
| ITCSN-0800-25-U | HEATSHRINK ITCSN 4/5" X 25' |
| ECM15DCTT-S288 | CONN EDGECARD 30POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD995PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC |
| AD9960BSTZ | 功能描述:RFID應(yīng)答器 MxFE for RFID Reader Transceiver RoHS:否 制造商:Murata 存儲(chǔ)容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| AD9960BSTZRL | 功能描述:IC MXFE FOR RFID READER/TXRX RoHS:是 類別:RF/IF 和 RFID >> RFID IC 系列:AD9960B 其它有關(guān)文件:CR14 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- RF 型:收發(fā)器 頻率:13.56MHz 特點(diǎn):ISO14443-B 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SO 包裝:Digi-Reel® 其它名稱:497-5719-6 |
| AD9960XSTZ | 制造商:Analog Devices 功能描述:SINGLE-SUPPLY CABLE MODEM/SET-TOP BOX MIXED-SIGNAL FRONT END - Trays |
| AD9961 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-Bit, Low Power, Broadband MxFE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。