參數(shù)資料
型號: MPC8544EAVTALFA
廠商: Freescale Semiconductor
文件頁數(shù): 26/117頁
文件大?。?/td> 0K
描述: IC MPU POWERQUICC III 783-FCBGA
標準包裝: 36
系列: MPC85xx
處理器類型: 32-位 MPC85xx PowerQUICC III
速度: 667MHz
電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
封裝/外殼: 783-BBGA,F(xiàn)CBGA
供應商設備封裝: 783-FCPBGA(29x29)
包裝: 托盤
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 6
16
Freescale Semiconductor
RESET Initialization
4.5
Other Input Clocks
For information on the input clocks of other functional blocks of the platform such as SerDes, and eTSEC,
see the specific section of this document.
5
RESET Initialization
This section describes the AC electrical specifications for the RESET initialization timing requirements of
the MPC8544E. Table 8 provides the RESET initialization AC timing specifications for the DDR SDRAM
component(s).
Table 9 provides the PLL lock times.
6
DDR and DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the
MPC8544E. Note that DDR SDRAM is GVDD(typ) = 2.5 V and DDR2 SDRAM is GVDD(typ) = 1.8 V.
Table 8. RESET Initialization Timing Specifications1
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HREST
100
μs—
Minimum assertion time for SRESET
3
SYSCLKs
1
PLL input setup time with stable SYSCLK before HRESET
negation
100
μs—
Input setup time for POR configs (other than PLL config) with
respect to negation of HRESET
4
SYSCLKs
1
Input hold time for all POR configs (including PLL config) with
respect to negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR
configs with respect to negation of HRESET
5
SYSCLKs
1
Note:
1. SYSCLK is the primary clock input for the MPC8544E.
Table 9. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
Core and platform PLL lock times
100
μs—
Local bus PLL
50
μs—
PCI bus lock time
50
μs—
相關(guān)PDF資料
PDF描述
SLW5S-5C7LF CONN ZIF CIC 5POS DIP 1MM VERT
XF2L-0735-1A CONNECTOR FPC 7POS 0.5MM SMD
XF2L-0725-1A CONN FPC 7POS 0.5MM PITCH SMD
CAT24C32HU4I-GT3 IC EEPROM 32KBIT 400KHZ 8UDFN
346-020-522-802 CARDEDGE 20POS DUAL .125 GREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4084-2ACPZ-RL 功能描述:IC OPAMP GP RRIO 10MHZ DL 8LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:100 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:0.2 V/µs 增益帶寬積:- -3db帶寬:- 電流 - 輸入偏壓:100pA 電壓 - 輸入偏移:30µV 電流 - 電源:380µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):±2 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SO 包裝:管件
ADA4084-2ARMZ 功能描述:IC OPAMP GP RRIO 10MHZ DL 8MSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR
ADA4084-2ARMZ 制造商:Analog Devices 功能描述:IC OP-AMP 13.9MHZ 4.6V/ 130 MSO
ADA4084-2ARMZ_PROMO 制造商:Analog Devices 功能描述:IC OP AMP 30V MSOP-8
ADA4084-2ARMZ-R7 功能描述:IC OPAMP GP RRIO 10MHZ DL 8MSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源,單路/雙路(±):2.7 V ~ 12 V,±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT