Table 47 describes " />
參數(shù)資料
型號: MPC8544EAVTALFA
廠商: Freescale Semiconductor
文件頁數(shù): 60/117頁
文件大?。?/td> 0K
描述: IC MPU POWERQUICC III 783-FCBGA
標(biāo)準(zhǔn)包裝: 36
系列: MPC85xx
處理器類型: 32-位 MPC85xx PowerQUICC III
速度: 667MHz
電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
封裝/外殼: 783-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
包裝: 托盤
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 6
Freescale Semiconductor
47
Local Bus
Table 47 describes the general timing parameters of the local bus interface at BVDD = 1.8 V DC.
Local bus clock to output high impedance for LAD/LDP
tLBKHOZ2
—2.6
ns
5
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus
timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case
for clock one (1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect
to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
3. All signals are measured from BVDD/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL
bypass mode to 0.4
× BVDD of the signal in question for 2.5-V signaling levels.
4. Input timings are measured at the pin.
5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
6. tLBOTOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is
programmed with the LBCR[AHD] parameter.
7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between
complementary signals at BVDD/2.
Table 47. Local Bus General Timing Parameters (BVDD = 1.8 V DC)
Parameter
Symbol1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
7.5
12
ns
2
Local bus duty cycle
tLBKH/tLBK
43
57
%
LCLK[n] skew to LCLK[m] or LSYNC_OUT
tLBKSKEW
—150
ps
7
Input setup to local bus clock (except LUPWAIT)
tLBIVKH1
2.6
ns
3, 4
LUPWAIT input setup to local bus clock
tLBIVKH2
1.9
ns
3, 4
Input hold from local bus clock (except LUPWAIT)
tLBIXKH1
1.1
ns
3, 4
LUPWAIT input hold from local bus clock
tLBIXKH2
1.1
ns
3, 4
LALE output transition to LAD/LDP output transition
(LATCH setup and hold time)
tLBOTOT
1.2
ns
6
Local bus clock to output valid (except LAD/LDP and LALE)
tLBKHOV1
—3.2
ns
Local bus clock to data valid for LAD/LDP
tLBKHOV2
—3.2
ns
3
Local bus clock to address valid for LAD
tLBKHOV3
—3.2
ns
3
Local bus clock to LALE assertion
tLBKHOV4
—3.2
ns
3
Output hold from local bus clock (except LAD/LDP and
LALE)
tLBKHOX1
0.9
ns
3
Output hold from local bus clock for LAD/LDP
tLBKHOX2
0.9
ns
3
Local bus clock to output high Impedance (except
LAD/LDP and LALE)
tLBKHOZ1
—2.6
ns
5
Table 46. Local Bus General Timing Parameters (BVDD =2.5 V)—PLL Enabled (continued)
Parameter
Symbol1
Min
Max
Unit
Notes
相關(guān)PDF資料
PDF描述
SLW5S-5C7LF CONN ZIF CIC 5POS DIP 1MM VERT
XF2L-0735-1A CONNECTOR FPC 7POS 0.5MM SMD
XF2L-0725-1A CONN FPC 7POS 0.5MM PITCH SMD
CAT24C32HU4I-GT3 IC EEPROM 32KBIT 400KHZ 8UDFN
346-020-522-802 CARDEDGE 20POS DUAL .125 GREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8544EAVTANG 功能描述:微處理器 - MPU PQ3 8544E Netwrk Comm Indstrl Cntrl RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8544EAVTANGA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC PQ38K 8544E RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8544EAVTAQG 功能描述:微處理器 - MPU PQ3 8544E Netwrk Comm Indstrl Cntrl RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8544EAVTAQGA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC PQ38K 8544E RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8544EAVTARJ 功能描述:微處理器 - MPU PQ3 8544E Netwrk Comm Indstrl Cntrl RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324