參數(shù)資料
型號: ADA4320-1ACPZ-R7
廠商: Analog Devices Inc
文件頁數(shù): 3/16頁
文件大?。?/td> 0K
描述: IC LINE DVR CATV 5V 24LFCSP
標準包裝: 1
應用: CATV
輸出類型: 差分
電路數(shù): 1
電流 - 電源: 260mA
電壓 - 電源,單路/雙路(±): 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤,CSP
供應商設(shè)備封裝: 24-LFCSP-VQ EP(4x5)
包裝: 標準包裝
其它名稱: ADA4320-1ACPZ-R7DKR
ADA4320-1
Rev. A | Page 11 of 16
APPLICATIONS INFORMATION
GENERAL APPLICATIONS
The ADA4320-1 is primarily intended for use as the reverse
channel power amplifier (PA) in DOCSIS 3.0 customer premises
equipment (CPE), including cable modems, E-MTAs, and
DOCSIS-enabled set-top boxes. The signals are typically QPSK or
QAM waveforms generated by the upstream modulator and DAC.
To sufficiently attenuate DAC images, a low-pass reconstruction
filter is recommended between the DAC output and the
ADA4320-1. A differential filter is preferred, and its output
impedance should match the 640 Ω input impedance of the
ADA4320-1.
Varying distances between the CPE and the cable modem
termination system (CMTS), as well as diplexers and splitters
that may exist in the signal path, require the amplifier to
provide a wide range of output power. The combination of a
high output level, excellent linearity, and 59 dB gain range of the
ADA4320-1 enables the CPE to overcome inline losses and
ensures adequate signal strength at the upstream termination.
CIRCUIT DESCRIPTION
In power-up mode, the ADA4320-1 comprises three analog
functions. The input amplifier (preamp) can be used single-ended
or balanced (differential). If the input is used in the balanced
configuration, it is imperative that the input signals be 180° out
of phase and of equal amplitude. A Vernier adjustment amplifier
controls the 1 dB gain steps.
The digital attenuator (DA) stage provides coarse adjustment in
6 dB steps. It also scales the current supplied to the output stage.
Both the preamp and DA are differential (balanced) to improve
power supply rejection and linearity.
The differential current is output from the DA to the output stage.
The output stage, with its 300 Ω balanced output impedance,
maintains proper matching to a 75 Ω load when used with a
2:1 (turns ratio) balun transformer.
PROGRAMMING
The ADA4320-1 is controlled via a unidirectional, 3-wire serial
interface (SPI-compatible) consisting of CLK, DATEN, and SDATA
signals. An 8-bit data-word containing the output stage current
level (Bits[7:6]) and desired gain code (Bits[5:0]) is clocked into
the SDATA port, MSB first.
The programmable current level (CL) range of the ADA4320-1 is
CL3 (highest) to CL0 (lowest). The programmable gain range is
+32 dB (Gain Code 60) to 27 dB (Gain Code 01), in steps of 1 dB
per least significant bit (LSB), providing a total gain range of 59 dB.
Table 7. Data-Word for Setting Current and Gain Levels
CL
Typical
Current
(mA)
CL[7:6]
(Bin)
Gain[5:0]
(Hex)
Cain
Code
(Dec)
Typical
Gain (dB)
3
260 to 77
11
3C to 01
60 to 01
+32 to 27
2
235 to 73
10
3C to 01
60 to 01
+32 to 27
1
210 to 70
01
3C to 01
60 to 01
+32 to 27
0
180 to 65
00
3C to 01
60 to 01
+32 to 27
The sequence of loading the SDATA register starts on the falling
edge of the DATEN pin, which activates the CLK line. Data on
the SDATA line is clocked into the serial shift register on the
rising edge of CLK, MSB first. The data-word is latched into
the attenuator core on the rising edge of DATEN. Serial interface
timing for the ADA4320-1 is shown in
and
.
CURRENT LEVEL AND GAIN ADJUSTMENT
Gain adjustment and current scaling allow the PA to achieve the
high output levels and linearity required for multiple-channel
DOCSIS 3.0 compliance, while offering significantly reduced
power consumption in single-channel and lifeline battery-backup
modes of operation.
There are two methods used to adjust the supply current of the
ADA4320-1. The four curves in Figure 23 represent the supply
current vs. gain code for the different current level (CL3 to
CL0). The current levels are selectable using Bit 6 and Bit 7 of
the 8-bit control word clocked into the serial data port.
In addition to the selectable current levels, the supply current is
automatically reduced for every 6 dB reduction in gain. At
higher gain settings, this is more pronounced. At maximum
gain setting and maximum current level, a step down of 6 dB
reduces the supply current by 33%.
300
50
100
150
200
250
30
–30
–18
–6
6
18
0
1224364860
S
UP
P
L
Y
CURR
E
NT
(m
A)
GA
IN
(
d
B
)
GAIN CODE
CURRENT LEVEL 3
CURRENT LEVEL 2
CURRENT LEVEL 1
CURRENT LEVEL 0
GAIN
08
70
7-
0
24
Figure 23. Gain and Current Scaling
相關(guān)PDF資料
PDF描述
MAX4024ESD+ IC AMP VIDEO MUX 2:1 14-SOIC
MAX4023ESE+ IC AMP VIDEO MUX 2:1 16-SOIC
ADA4859-3ACPZ-R7 IC AMP 3CH CFB G=2 W/CP 16LFCSP
MAX9502GEXK+T IC VIDEO AMP W/FILTER SC70-5
LTC2754ACUKG-16#PBF IC DAC 16BIT QUAD IOUT 52-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4320-1ACPZ-RL 功能描述:IC LINE DVR CATV 5V 24LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 標準包裝:1,000 系列:- 應用:驅(qū)動器 輸出類型:差分 電路數(shù):3 -3db帶寬:350MHz 轉(zhuǎn)換速率:1000 V/µs 電流 - 電源:14.5mA 電流 - 輸出 / 通道:60mA 電壓 - 電源,單路/雙路(±):5 V ~ 12 V,±2.5 V ~ 6 V 安裝類型:表面貼裝 封裝/外殼:20-VFQFN 裸露焊盤 供應商設(shè)備封裝:20-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR)
ADA4350ARUZ 功能描述:IC AFE FET INPUT ADC DVR 28TSSOP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:前端 輸入類型:光電二極管 輸出類型:數(shù)字 接口:SPI 電流 - 電源:8.5mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-TSSOP(0.173",4.40mm 寬) 供應商器件封裝:28-TSSOP 標準包裝:50
ADA4350ARUZ-R7 功能描述:IC AFE FET INPUT ADC DVR 28TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 類型:前端 輸入類型:光電二極管 輸出類型:數(shù)字 接口:SPI 電流 - 電源:8.5mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-TSSOP(0.173",4.40mm 寬) 供應商器件封裝:28-TSSOP 標準包裝:1,000
ADA4410-6 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Video Filter with Selectable Cutoff Frequencies for RGB, HD/SD Y, C, and CV
ADA4410-6ACPZ-R2 功能描述:IC VIDEO FILTER SELECT 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話,手機,視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064