- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384089 > ADC1115S125HN (NXP Semiconductors N.V.) Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1115S125HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類(lèi)： | 外設(shè)及接口 |
| 英文描述： | Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1115S125HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-6.html<1<Always Pb-free,;ADC1115S125HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618 |
| 文件頁(yè)數(shù)： | 18/38頁(yè) |
| 文件大?。?/td> | 281K |
| 代理商： | ADC1115S125HN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
ADC1115S125
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 17 December 2010
18 of 38
NXP Semiconductors
ADC1115S125
11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs
Figure 18
to
Figure 21
illustrate how to connect the SENSE and VREF pins to select the
required reference voltage source.
11.3.2
Programmable full-scale
The full-scale is programmable between 1 V (peak-to-peak) to 2 V (peak-to-peak)
(see
Table 12
).
Table 12.
INTREF
000
001
010
011
100
101
110
111
11.3.3
Common-mode output voltage (V
O(cm)
)
A 0.1
μ
F filter capacitor should be connected between pin VCM and ground.
11.3.4
Biasing
The common-mode input voltage (V
I(cm)
) on pins INP and INM is set internally. The input
buffer bias current can be set to one of three levels (high, medium or low) via the SPI
(see
Table 22
).
Fig 18. Internal reference, 2 V (p-p) full scale
Fig 19. Internal reference, 1 V (p-p) full scale
Fig 20. External reference, 1 V (p-p) to 2 V (p-p)
full-scale
Fig 21. Internal reference via SPI, 1 V (p-p) to 2 V (p-p)
full-scale
330 pF
VREF
SENSE
005aaa116
REFERENCE
EQUIVALENT
SCHEMATIC
330
pF
005aaa117
VREF
SENSE
REFERENCE
EQUIVALENT
SCHEMATIC
0.1
μ
F
VDDA
V
005aaa119
VREF
SENSE
REFERENCE
EQUIVALENT
SCHEMATIC
REFERENCE
EQUIVALENT
SCHEMATIC
330 pF
005aaa118
VREF
SENSE
Reference SPI gain control
Gain
0 dB
1 dB
2 dB
3 dB
4 dB
5 dB
6 dB
reserved
Full-scale (p-p)
2 V
1.78 V
1.59 V
1.42 V
1.26 V
1.12 V
1 V
x
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1115S125HN | Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1206S040H | Single 12 bits ADC up to 40 Msps |
| ADC1206S040H | Single 12 bits ADC up to 40 Msps |
| ADC1206S055H | Single 12 bits ADC up to 55 Msps |
| ADC1206S070H | Single 12 bits ADC up to 70 Msps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1115S125HN/C1 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs |
| ADC1115S125HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 11b ADC 125MSPS INPUT BUFFER RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1115S125HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1115S125HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。