- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378282 > ADC12020EVAL (National Semiconductor Corporation) 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC12020EVAL |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| 中文描述： | 12位，20 MSPS的，185毫瓦的A / D轉(zhuǎn)換器，內(nèi)置采樣保持電路 |
| 文件頁數(shù)： | 18/23頁 |
| 文件大?。?/td> | 621K |
| 代理商： | ADC12020EVAL |
Applications Information
(Continued)
TABLE 2. Input to Output Relationship—
Single-Ended Input
V
IN
+
V
IN
V
CM
V
CM
V
CM
V
CM
V
CM
Output
V
CM
V
REF
V
CM
V
REF
/2
V
CM
V
CM
+ V
REF
/2
V
CM
+ V
REF
0000 0000 0000
0100 0000 0000
1000 0000 0000
1100 0000 0000
1111 1111 1111
1.3.1 Single-Ended Operation
Single-ended performance is lower than with differential in-
put signals. For this reason, single-ended operation is not
recommended. However, if single ended-operation is re-
quired, one of the analog inputs should be connected to the
d.c. common mode voltage of the driven input. The peak-to-
peak differential input signal should be twice the reference
voltage
to
maximize
SNR
(
Figure 2
b).
For example, set V
to 1.0V, bias V
to 1.0V and drive
V
+ with a signal range of 0V to 2.0V. Because very large
input signal swings can degrade distortion performance, bet-
ter performance with a single-ended input can be obtained
by reducing the reference voltage when maintaining a full-
range output.
Table 1
and
Table 2
indicate the input to output
relationship of the ADC12020.
and
SINAD
performance
1.3.2 Driving the Analog Inputs
The V
+ and the V
inputs of the ADC12020 consist of an
analog switch followed by a switched-capacitor amplifier.
The capacitance seen at the analog input pins changes with
the clock level, appearing as 8 pF when the clock is low, and
7 pF when the clock is high.Although this difference is small,
a dynamic capacitance is more difficult to drive than is a
fixed capacitance, so choose the driving amplifier carefully.
The LMH6702 and the LM6628 are good amplifiers for driv-
ing the ADC12020.
The internal switching action at the analog inputs causes
energy to be output from the input pins.As the driving source
tries to compensate for this, it adds noise to the signal. To
prevent this, use 100
series resistors at each of the signal
inputs with a 75 pF at each of the inputs, as can be seen in
Figure 5
and
Figure 6
. These components should be placed
close to the ADC because the input pins of the ADC is the
most sensitive part of the system and this is the last oppor-
tunity to filter the input.
Table 3
gives component values for
Figure 5
to convert input signals to a range or 2.5V
±
2.0V at
each of the differential input pins of the ADC12010.
TABLE 3. Resistor values for Circuit of
Figure 5
SIGNAL
RANGE
0 - 0.5V
0 - 1.0V
±
0.25V
±
0.5V
R1
R2
R3
R4
R5, R6
392
634
499
100
1540
1470
499
200
102
2490
499
100
115
1050
499
200
1000
499
1000
499
1.3.3 Input Common Mode Voltage
The input common mode voltage, V
, should be in the
range of 0.5V to 4.0V and be of a value such that the peak
excursions of the analog signal does not go more negative
than ground or more positive than 1.2 Volts below the V
A
supply voltage. The nominal V
should generally be equal
to V
REF
/2, but V
RM
can be used as a V
CM
source as long as
V
CM
need not supply more than 10 μA of current.
2.0 DIGITAL INPUTS
The digital TTL/CMOS compatible inputs consist of CLK, OE
and PD.
2.1 CLK
The
CLK
signal controls the timing of the sampling process.
Drive the clock input with a stable, low jitter clock signal in
the range of 100 kHz to 30 MHz with rise and fall times of
less than 3ns. The trace carrying the clock signal should be
as short as possible and should not cross any other signal
line, analog or digital, not even at 90.
If the
CLK
is interrupted, or its frequency too low, the charge
on internal capacitors can dissipate to the point where the
accuracy of the output data will degrade. This is what limits
the lowest sample rate to 100 kSPS.
The duty cycle of the clock signal can affect the performance
of the A/D Converter. Because achieving a precise duty
cycle is difficult, the ADC12020 is designed to maintain
performance over a range of duty cycles. While it is specified
and performance is guaranteed with a 50% clock duty cycle,
performance is typically maintained over a clock duty cycle
range of 20% to 80%.
The clock line should be series terminated at the source end
in the characteristic impedance of that line if it is longer than
where t
is the rise time of the clock signal and t
is the
propagation rate down the line. For a Board of FR-4 material,
t
is typically about 150 ps/inch, or 60 ps/cm. This resistor
should be as close to the source as possible.
It might also be necessary to AC terminate the ADC end of
the clock line with a series RC to ground such that the
resistor value equals the characteristic impedance of the
clock line and the capacitor value is
where t
is again the propagation rate down the clock line,
L is the length of the line in inches and Z
is the character-
istic impedance of the clock line. A.C. termination should be
near the ADC clock pin but beyond that pin as seen from the
clock source.
Take care to maintain a constant clock line impedance
throughout the length of the line. Refer to Application Note
AN-905 or AN-1113 for information on setting characteristic
impedance.
A
www.national.com
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC12040CIVYX | 12-Bit, 40 MSPS, 340 mW A/D Converter with Internal Sample-and-Hold |
| ADC12040 | 12-Bit, 40 MSPS, 340 mW A/D Converter with Internal Sample-and-Hold |
| ADC12040CIVY | 12-Bit, 40 MSPS, 340 mW A/D Converter with Internal Sample-and-Hold |
| ADC12041 | 12-Bit Plus Sign 216 kHz Sampling Analog-to-Digital Converter(12位216 kHz采樣A/D轉(zhuǎn)換器) |
| ADC12041CIV | 12-Bit Plus Sign 216 kHz Sampling Analog-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12020EVAL/NOPB | 功能描述:BOARD EVALUATION FOR ADC12020 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ADC12030 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
| ADC12030_07 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
| ADC12030CIWM | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC12030CIWM/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。