- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378284 > ADC1241CMJ (NATIONAL SEMICONDUCTOR CORP) Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1241CMJ |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| 封裝： | CERAMIC, DIP-28 |
| 文件頁(yè)數(shù)： | 5/14頁(yè) |
| 文件大?。?/td> | 268K |
| 代理商： | ADC1241CMJ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
AC Electrical Characteristics
(Continued)
Note 7:
A diode exists between AV
CC
and DV
CC
as shown below.
TL/H/10554–4
To guarantee accuracy, it is required that the AV
CC
and DV
CC
be connected together to a power supply with separate bypass filters at each V
CC
pin.
Note 8:
Accuracy is guaranteed at f
CLK
e
2.0 MHz. At higher and lower clock frequencies accuracy may degrade. See curves in the Typical Performance
Characteristics Section.
Note 9:
Typicals are at T
J
e
25
§
C and represent most likely parametric norm.
Note 10:
Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 11:
Positive linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full scale and
zero. For negative linearity error the straight line passes through negative full scale and zero. (See Figures 1b and 1c).
Note 12:
The ADC1241’s self-calibration technique ensures linearity, full scale, and offset errors as specified, but noise inherent in the self-calibration process will
result in a repeatability uncertainty of
g
0.20 LSB.
Note 13:
If T
A
changes then an Auto-Zero or Auto-Cal cycle will have to be re-started, see the typical performance characteristic curves.
Note 14:
After an Auto-Zero or Auto-Cal cycle at the specified power supply extremes.
Note 15:
If the clock is asynchronous to the falling edge of WR an uncertainty of one clock period will exist in the interval of t
A
, therefore making the minimum t
A
e
6 clock periods and the maximum t
A
e
7 clock periods. If the falling edge of the clock is synchronous to the rising edge of WR then t
A
will be exactly 6.5 clock
periods.
Note 16:
The CAL line must be high before any other conversion is started.
Note 17:
The specifications for these parameters are valid after an Auto-Cal cycle has been completed.
Note 18:
A military RETS electrical test specification is available on request. At time of printing, the ADC1241CMJ/883 RETS specification complies fully with the
boldface
limits in this column.
TL/H/10554–5
FIGURE 1a. Transfer Characteristic
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1241CIJ | Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold |
| ADC12441 | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold(可自行校對(duì)的12位帶采樣和保持功能的A/D轉(zhuǎn)換器) |
| ADC12441883 | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC12441CMJ | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC12441CIJ | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1242 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| ADC1242CIJ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit Plus Sign Sampling A/D Converter |
| ADC1243D125HD-C1 | 制造商:Integrated Device Technology Inc 功能描述:HLQFN56R - Bulk |
| ADC1243D160HD-C1 | 制造商:Integrated Device Technology Inc 功能描述:HLQFN56R - Bulk |
| ADC1243D200HD-C1 | 制造商:Integrated Device Technology Inc 功能描述:HLQFN56R - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。