參數(shù)資料
型號(hào): ADC12441CIJ
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: ADC
英文描述: Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
中文描述: 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28
封裝: CERAMIC, DIP-28
文件頁數(shù): 4/14頁
文件大?。?/td> 274K
代理商: ADC12441CIJ
Digital and DC Electrical Characteristics
The following specifications apply for DV
CC
e
AV
CC
e a
5.0V, V
b
e b
5.0V, V
REF
e a
5.0V, and f
CLK
e
2.0 MHz unless
otherwise specified.
Boldface limits apply for T
A
e
T
J
e
T
MIN
to T
MAX
;
all other limits T
A
e
T
J
e
25
§
C.
(Notes 6 and 7) (Continued)
Symbol
Parameter
Conditions
Typical
(Note 9)
Limit
Units
(Limits)
(Notes 10, 19)
I
OUT
TRI-STATE
é
Output Leakage
Current
V
OUT
e
0V
b
0.01
b
3
m
A (max)
V
OUT
e
5V
0.01
3
m
A (max)
I
SOURCE
Output Source Current
V
OUT
e
0V
b
20
b
6.0
mA (min)
I
SINK
Output Sink Current
V
OUT
e
5V
20
8.0
mA (min)
DI
CC
DV
CC
Supply Current
f
CLK
e
2 MHz, CS
e
‘‘1’’
1
2
mA (max)
AI
CC
I
b
AV
CC
Supply Current
V
b
Supply Current
f
CLK
e
2 MHz, CS
e
‘‘1’’
2.8
6
mA (max)
f
CLK
e
2 MHz, CS
e
‘‘1’’
2.8
6
mA (max)
AC Electrical Characteristics
The following specifications apply for DV
CC
e
AV
CC
e a
5.0V, V
b
e b
5.0V, t
r
e
t
f
e
20 ns unless otherwise specified.
Boldface limits apply for T
A
e
T
J
e
T
MIN
to T
MAX
;
all other limits T
A
e
T
J
e
25
§
C. (Notes 6 and 7)
Symbol
Parameter
Conditions
Typical
(Note 9)
Limit
Units
(Limits)
(Notes 10, 19)
f
CLK
Clock Frequency
0.5
4.0
MHz (min)
MHz (max)
2.0
Clock Duty Cycle
50
%
40
60
% (min)
% (max)
t
C
Conversion Time
27(1/f
CLK
)
27(1/f
CLK
)
a
300 ns
(max)
f
CLK
e
2.0 MHz
13.5
m
s
t
A
Acquisition Time
R
SOURCE
e
50
X
f
CLK
e
2.0 MHz
7(1/f
CLK
)
7(1/f
CLK
)
a
300 ns
(max)
(Note 15)
3.5
m
s
t
Z
Auto Zero Time
26(1/f
CLK
)
26(1/f
CLK
)
(max)
f
CLK
e
2.0 MHz
13
m
s
t
CAL
Calibration Time
1396(1/f
CLK
)
max
f
CLK
e
2.0 MHz
698
706
m
s (max)
t
W(CAL)L
Calibration Pulse Width
(Note 16)
60
200
ns (min)
t
W(WR)L
Minimum WR Pulse Width
60
200
ns (min)
t
ACC
Maximum Access Time
(Delay from Falling Edge of
RD to Output Data Valid)
C
L
e
100 pF
50
85
ns (max)
t
0H
, t
1H
TRI-STATE Control
(Delay from Rising Edge of
RD to Hi-Z State)
R
L
e
1 k
X
,
C
L
e
100 pF
30
90
ns (max)
t
PD(INT)
Maximum Delay from Falling Edge of
RD or WR to Reset of INT
100
175
ns (max)
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2:
All voltages are measured with respect to AGND and DGND, unless otherwise specified.
Note 3:
When the input voltage (V
IN
) at any pin exceeds the power supply rails (V
IN
k
V
b
or V
IN
l
(AV
CC
or DV
CC
), the current at that pin should be limited to
5 mA. The 20 mA maximum package input current rating allows the voltage at any four pins, with an input current limit of 5 mA, to simultaneously exceed the power
supply voltages.
4
相關(guān)PDF資料
PDF描述
ADC12451883 Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
ADC12451 Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold(可自行校對(duì)的12位帶采樣和保持功能的A/D轉(zhuǎn)換器)
ADC12451CMJ Low Dropout Linear 1-cell Li-Ion Charge Controller with AutoCompTM, 4.1V 8-TSSOP -20 to 70
ADC12451CIJ Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
ADC1251BIJ Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC12441CMJ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
ADC12441CMJ/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 13-Bit
ADC12451 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
ADC12451883 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold
ADC12451CIJ 功能描述:IC ADC 12BIT DYNAM TEST 24CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-