- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378284 > ADC12662 (National Semiconductor Corporation) 12-Bit, 1.5 MHz, 200 mW A/D Converter with Input Multiplexer and Sample/Hold PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC12662 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 12-Bit, 1.5 MHz, 200 mW A/D Converter with Input Multiplexer and Sample/Hold |
| 中文描述： | 12位，1.5兆赫，200毫瓦的A / D輸入多路復(fù)用器和轉(zhuǎn)換器采樣/保持 |
| 文件頁(yè)數(shù)： | 16/23頁(yè) |
| 文件大?。?/td> | 495K |
| 代理商： | ADC12662 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
Applications Information
(Continued)
3.0 ANALOG MULTIPLEXER
The ADC12662 has an input multiplexer that is controlled by
the logic level on pin S0 when EOC goes low, as shown in
Figure 1and 2.Multiplexer setup and hold times with respect
to the S/H input can be determined by these two equations:
t
MS (wrt S/H)
= t
MS
t
EOC (min)
= 50 60 = 10 ns
t
MH (wrt S/H)
= t
MH
+ t
EOC (max)
= 50 + 125 = 175 ns
Note that t
is a negative number; this indicates that
the data on S0 must become valid within 10 ns after S/H
goes low in order to meet the setup time requirements. S0
must be valid for a length of
(t
MH
+ t
EOC (max)
) (t
MS
t
EOC (min)
) = 185 ns.
Table 1 shows how the input channels are assigned:
TABLE 1. ADC12662 Input
Multiplexer Programming
S0
0
1
Channel
V
IN1
V
IN2
The output of the multiplexer is available to the user via the
MUX OUT pin. This output allows the user to perform addi-
tional signal processing, such as filtering or gain, before the
signal is returned to the ADC IN input and digitized. If no
additional signal processing is required, the MUX OUT pin
should be tied directly to the ADC IN pin.
See Section 9.0 (APPLICATIONS) for a simple circuit that
will alternate between the two inputs while converting at full
speed.
4.0 REFERENCE INPUTS
In addition to the fully differential V
and V
reference
inputs used on most National Semiconductor ADCs, the
ADC12662 has two sense outputs for precision control of the
ladder voltage. These sense inputs compensate for errors
due to IR drops between the reference source and the ladder
itself. The resistance of the reference ladder is typically
750
. The parasitic resistance (R
P
) of the package leads,
bond wires, PCB traces, etc. can easily be 0.5
to 1.0
or
more. This may not be significant at 8-bit or 10-bit resolu-
tions, but at 12 bits it can introduce voltage drops causing
offset and gain errors as large as 6 LSBs.
The ADC12662 provides a means to eliminate this error by
bringing out two additional pins that sense the exact voltage
at the top and bottom of the ladder. With the addition of two
op amps, the voltages on these internal nodes can be forced
to the exact value desired, as shown in Figure 10
01187621
FIGURE 9. Input Protection
A
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC12662CIV | 12-Bit, 1.5 MHz, 200 mW A/D Converter with Input Multiplexer and Sample/Hold |
| ADC12762 | 12-Bit, 1.4 MHz, 300 mW A/D Converter with Input Multiplexer and Sample/Hold |
| ADC12762CCV | Low Dropout Linear 1-cell Li-Ion Charge Controller with AutoCompTM, 4.2V 8-MSOP -20 to 70 |
| ADC128S022 | 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter |
| ADC128S022CIMT | 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12662CIV | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADC12662CIVF | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 1.5 MHz, 200 mW A/D Converter with Input Multiplexer and Sample/Hold |
| ADC127 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:1W, Miniature SIP, Single & Dual Output DC/DC Converters |
| ADC-12-7550 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Directional Coupler 50/75Ω 5 to 1000 MHz |
| ADC-12-7550+ | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Directional Coupler 50/75Ω 5 to 1000 MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。