- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378285 > ADC14071CIVBH (NATIONAL SEMICONDUCTOR CORP) 14-Bit, 7 MSPS, 380 mW A/D Converter PDF資料下載
參數(shù)資料
| 型號： | ADC14071CIVBH |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 14-Bit, 7 MSPS, 380 mW A/D Converter |
| 中文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | TQFP-48 |
| 文件頁數(shù)： | 16/18頁 |
| 文件大?。?/td> | 427K |
| 代理商： | ADC14071CIVBH |
Applications Information
(Continued)
relatively low impedance across this narrow ground connec-
tion. This implies that the power supply ground should be
connected to the digital ground plane.
Generally, analog and digital lines should cross each other at
90 to avoid crosstalk. To maximize accuracy in high speed,
high resolution systems, however, avoid crossing analog and
digital lines altogether. It is important to keep any clock line
as short as possible and isolated from ALL other lines, in-
cluding other digital lines. Even the generally accepted 90
crossing should be avoided as even a little coupling can
cause problems at high frequencies. This is because other
lines can introduce phase noise (jitter) into the clock line,
which can lead to degradation of SNR. Also, the high speed
clock can introduce noise into the analog chain.
Best performance at high frequencies and at high resolution
is obtained with a straight signal path. That is, the signal path
through all components should form a straight line wherever
possible.
Be especially careful with the layout of inductors. Mutual in-
ductance can change the characteristics of the circuit in
which they are used. Inductors should not be placed side by
side, even with just a small part of their bodies beside each
other.
The analog input should be isolated from noisy signal traces
to avoid coupling of spurious signals into the input. Any ex-
ternal component (e.g., a filter capacitor) connected be-
tween the converter’s input pins and ground or to the refer-
ence pin and ground should be connected to a very clean
point in the analog ground plane.
Figure 8gives an example of a suitable layout.All analog cir-
cuitry (input amplifiers, filters, reference components, etc.)
should be placed over the analog ground plane.All digital cir-
cuitry and I/O lines should be placed over the digital ground
plane. Furthermore, all components in the reference circuitry
and the input signal chain that are connected to ground
should be connected together with traces and enter the ana-
log ground plane at a single point.
All ground connections should have a low inductance path to
ground.
6.0 DYNAMIC PERFORMANCE
To achieve the best dynamic performance with the
ADC14071, the clock source driving the CLK input must be
free of jitter. For best ac performance, isolate the ADC clock
from any digital circuitry with buffers, as with the clock tree
shown in Figure 9
As mentioned in Section 5.0, it is good practice to keep the
ADC clock line as short as possible and to keep it well away
from any other signals. Other signals can introduce phase
noise (jitter) into the clock signal, which can lead to reduced
SNR performance, and the clock can introduce noise into
other lines. Even lines with 90 crossings have capacitive
coupling, so try to avoid even these 90 crossings of the
clock line.
DS101101-28
FIGURE 8. Example of A Suitable Layout
A
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC14071 | 14-Bit, 7 MSPS, 380 mW A/D Converter |
| ADC14071EVAL | 14-Bit, 7 MSPS, 380 mW A/D Converter |
| ADC14161 | Low Dropout Linear 2-cell Li-Ion Charge Controller with AutoCompTM, 8.4V 8-SOIC -20 to 70 |
| ADC14161CIVT | Low-Distortion, Self-Calibrating 14-Bit, 2.5 MSPS, 390 mW A/D Converter |
| ADC16061CCVT | Self-Calibrating 16-Bit, 2.5 MSPS, 390 mW A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1410S065/DB,598 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADC1410S065F1-DB | 功能描述:ADC1410S065 - 14 Bit 65M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:idt, integrated device technology inc 系列:- 零件狀態(tài):過期 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):14 采樣率（每秒）:65M 數(shù)據(jù)接口:SPI 輸入范圍:2 Vpp 不同條件下的功率（典型值）:380mW @ 65MSPS 使用的 IC/零件:ADC1410S065 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| ADC1410S065F2-DB | 功能描述:ADC1410S065 - 14 Bit 65M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:idt, integrated device technology inc 系列:- 零件狀態(tài):過期 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):14 采樣率（每秒）:65M 數(shù)據(jù)接口:SPI 輸入范圍:2 Vpp 不同條件下的功率（典型值）:380mW @ 65MSPS 使用的 IC/零件:ADC1410S065 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| ADC1410S065HN,518 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SNGLE 14b ADC 65MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1410S065HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 14b ADC 65 MSPS CMOS OR LVDS DDR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。