RSET C" />
參數(shù)資料
型號: ADF4107BRUZ
廠商: Analog Devices Inc
文件頁數(shù): 17/20頁
文件大?。?/td> 0K
描述: IC PLL FREQ SYNTHESIZER 16TSSOP
標(biāo)準(zhǔn)包裝: 96
類型: 時(shí)鐘/頻率合成器,RF
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 7GHz
除法器/乘法器: 無/無
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
產(chǎn)品目錄頁面: 551 (CN2011-ZH PDF)
ADF4107
Data Sheet
Rev. D | Page 6 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
03338-
003
RSET
CP
CPGND
AGND
1
2
3
4
5
6
7
8
RFINB
RFINA
AVDD
REFIN
MUXOUT
LE
DATA
CLK
CE
DGND
16
15
14
13
12
11
10
9
VP
DVDD
TOP VIEW
(Not to Scale)
ADF4107
NOTES:
1. TRANSISTOR COUNT 6425 (CMOS),
303 (BIPOLAR).
Figure 3. Pin Configuration, TSSOP
03338-
004
14
13
12
1
3
4
LE
15 MUXOUT
DATA
CLK
11 CE
CPGND
AGND
2
AGND
RFINB
5
RFINA
7
AV
DD
6
AV
DD
8
RE
F
IN
9
DG
ND
10
DG
ND
19
R
SET
20
CP
18
V
P
17
DV
DD
16
DV
DD
ADF4107
TOP VIEW
(Not to Scale)
NOTES
1. TRANSISTOR COUNT 6425 (CMOS),
303 (BIPOLAR).
2. THE EXPOSED PAD MUST BE
CONNECTED TO AGND.
Figure 4. Pin Configuration, LFCSP
Table 4. Pin Function Descriptions
Pin No.
TSSOP
LFCSP
Mnemonic
Description
1
19
RSET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The
nominal voltage potential at the RSET pin is 0.66 V. The relationship between ICP and RSET is
SET
MAX
CP
R
I
5
.
25
=
so, with RSET = 5.1 k, ICPMAX = 5 mA.
2
20
CP
Charge Pump Output. When enabled, this pin provides ±ICP to the external loop filter, which in turn drives
the external VCO.
3
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
4
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
5
4
RFINB
Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a small
bypass capacitor, typically 100 pF. See Figure 18.
6
5
RFINA
Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO.
7
6, 7
AVDD
Analog Power Supply. This voltage may range from 2.7 V to 3.3 V. Decoupling capacitors to the analog
ground plane should be placed as close as possible to this pin. AVDD must be the same value as DVDD.
8
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input
resistance of 100 k. See Figure 17. This input can be driven from a TTL or CMOS crystal oscillator or it can
be ac-coupled.
9
9, 10
DGND
Digital Ground.
10
11
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-
state mode. Taking the pin high powers up the device, depending on the status of the power-down bit, F2.
11
12
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched
into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
12
13
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a
high impedance CMOS input.
13
14
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of
the four latches, the latch being selected using the control bits.
14
15
MUXOUT
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to
be accessed externally.
15
16, 17
DVDD
Digital Power Supply. This may range from 2.7 V to 3.3 V. Decoupling capacitors to the digital ground
plane should be placed as close as possible to this pin. DVDD must be the same value as AVDD.
16
18
VP
Charge Pump Power Supply. This voltage should be greater than or equal to VDD. In systems where VDD is 3 V, it
can be set to 5 V and used to drive a VCO with a tuning range of up to 5 V.
EP
Exposed Pad. The exposed pad must be connected to AGND.
相關(guān)PDF資料
PDF描述
ADF4252BCPZ IC PLL FREQ SYNTHESIZER 24-LFCSP
MS27473E24F35PC CONN PLUG 128POS STRAIGHT W/PINS
ADG3247BCPZ IC SW BUS 2.5-3.3V 16BIT 40LFCSP
MS27473E24F35PB CONN PLUG 128POS STRAIGHT W/PINS
ADG3247BRU-REEL7 IC SW BUS 2.5/3.3V 16BIT 38TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4107BRUZ 制造商:Analog Devices 功能描述:PLL FREQUENCY SYNTHESIZER ((NW))
ADF4107BRUZ 制造商:Analog Devices 功能描述:IC FREQ SYNTHESIZER
ADF4107BRUZ-REEL 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4107BRUZ-REEL7 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4108 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer