參數(shù)資料
型號(hào)： ADF4193BCPZ-RL7
廠商： ANALOG DEVICES INC
元件分類(lèi)： XO, clock
英文描述： Low Phase Noise, Fast Settling PLL Frequency Synthesizer
中文描述： PLL FREQUENCY SYNTHESIZER, 3500 MHz, QCC32
封裝： 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-2, LFCSP-32
文件頁(yè)數(shù)： 16/28頁(yè)
文件大?。?/td> 437K
代理商： ADF4193BCPZ-RL7
ADF4193
MOD/R REGISTER (R1)
Rev. B | Page 16 of 28
0
DB23
F5
DB22
F4
DB21
0
DB20
F2
DB19
F1
DB18
R4
DB17
R3
DB16
R2
DB15
R1
DB14
M12
DB13
M11
DB12
M10
DB11
M9
DB10
M8
DB9
M7
DB8
M6
DB7
M5
DB6
M4
DB5
M3
DB4
M2
DB3
M1
DB2
C3 (0)
DB1
C2 (0)
DB0
C1 (1)
4-BIT RF
R COUNTER
C
A
R
R
P
D
E
12-BIT MODULUS
CONTROL
BITS
0
1
NOMINAL
ADJUSTED
CP ADJ
F5
0
1
DISABLE
ENABLE
REF/2
F4
0
1
F2
4/5
8/9
PRESCALER
0
1
F1
DOUBLER DISABLED
DOUBLER ENABLED
DOUBLER ENABLE
M12
0
0
0
.
.
.
1
1
1
1
M11
0
0
0
.
.
.
1
1
1
1
M10
0
0
0
.
.
.
1
1
1
1
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
M3
1
1
1
.
.
.
1
1
1
1
M2
0
1
1
.
.
.
0
0
1
1
M1
1
0
1
.
.
.
0
1
0
1
INTERPOLATOR MODULUS VALUE (MOD)
13
14
15
.
.
.
4092
4093
4094
4095
R4
0
0
0
0
.
.
.
1
1
1
1
R3
0
0
0
1
.
.
.
1
1
1
1
R2
0
1
1
0
.
.
.
0
0
1
1
R1
1
0
1
0
.
.
.
0
1
0
1
RF R COUNTER DIVIDE RATIO
1
2
3
4
.
.
.
12
13
14
15
Figure 30. MOD/R Register (R1)
This register is used to set the PFD reference frequency and the
channel step size, which is determined by the PFD frequency
divided by the fractional modulus. Note that the MOD, R
counter, REF/2, CP ADJ, and doubler enable bits are double
buffered. They do not take effect until the next write to R0
(FRAC/INT register) is complete.
Control Bits
With C3, C2, and C1 set to 0, 0, 1, respectively, the MOD/R
register (R1) is programmed.
CP ADJ
When this bit is set to 1, the charge pump current is scaled up
25% from its nominal value on the next write to R0. When this
bit is set to 0, the charge pump current stays at its nominal value
on the next write to R0. See the Programming section for more
information on how this feature can be used.
REF/2
Setting this bit to 1 inserts a divide-by-2, toggle flip-flop
between the R counter and PFD, which extends the maximum
REF
IN
input rate.
Reserved Bit
Reserved Bit DB21 must be set to 0.
Doubler Enable
Setting this bit to 1 inserts a frequency doubler between REF
IN
and the 4-bit R counter. Setting this bit to 0 bypasses the
doubler.
4-Bit RF R Counter
It allows the REF
IN
frequency to be divided down to produce the
reference clock to the PFD. All integer values from 1 to 15 are
allowed. See the Worked Example section.
12-Bit Interpolator Modulus
For a given PFD reference frequency, the fractional denomina-
tor or modulus sets the channel step resolution at the RF
output. All integer values from 13 to 4095 are allowed. See the
Programming section for additional information and guidelines
for selecting the value of MOD.
相關(guān)PDF資料
PDF描述
ADF4207BRU Dual RF PLL Frequency Synthesizers
ADF4208BRU Dual RF PLL Frequency Synthesizers
ADF4206 Dual RF PLL Frequency Synthesizers
ADF4206BRU Dual RF PLL Frequency Synthesizers
ADF4212 Dual RF/IF PLL Frequency Synthesizers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4193SP1BCPZ 制造商:Analog Devices 功能描述:
ADF4193SP1BCPZ-RL7 制造商:Analog Devices 功能描述:
ADF4193SP2BCPZ-RL7 制造商:Analog Devices 功能描述:
ADF4193WCCPZ-RL7 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
ADF4196 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Phase Noise, Fast Settling, 6 GHz
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*