- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165349 > ADF4213BCPZ-REEL7 (ANALOG DEVICES INC) PLL FREQUENCY SYNTHESIZER, 3000 MHz, QCC20 PDF資料下載
參數(shù)資料
| 型號： | ADF4213BCPZ-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 3000 MHz, QCC20 |
| 封裝： | CSP-20 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 252K |
| 代理商： | ADF4213BCPZ-REEL7 |
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–17–
RF PROGRAM MODES
Table III and Table V show how to set up the Program Modes
in the ADF421x family.
RF Charge Pump Currents
RFCP2, RFCP1, RFCP0 program current setting for the RF
charge pump. See Table V.
PROGRAMMABLE RF N COUNTER
If control bits C2, C1 are 1, 1, the data in the input register is
used to program the RF N (A + B) counter. The N counter
consists of a 6-bit swallow counter (A Counter) and 12-bit
programmable counter (B Counter). Table IV shows the input
register data format for programming the RF N counter and the
possible divide ratios.
RF Prescaler Value
P14 and P15 in the RF A, B Counter Latch sets the RF pres-
caler value. See Table VI.
RF Power-Down
Table III and Table V show the power-down bits in the
ADF421x family.
RF Fastlock
The RF CP Gain bit (P17) of the RF N register in the ADF421x
family is the Fastlock Enable Bit. Only when this is “1” is IF
Fastlock enabled. When Fastlock is enabled, the RF CP current
is set to its maximum value. Also an extra loop lter damping
resistor to ground is switched in using the FL O pin, thus com-
pensating for the change in loop characteristics while in Fastlock.
Since the RF CP Gain bit is contained in the RF N Counter, only
one write is needed to both program a new output frequency and
also initiate Fastlock. To come out of Fastlock, the RF CP Gain bit
on the RF N register must be set to “0.” See Table VI.
APPLICATIONS SECTION
Local Oscillator for GSM Handset Receiver
Figure 7 shows the ADF4210/ADF4211/ADF4212/ADF4213
being used with a VCO to produce the LO for a GSM base
station transmitter.
The reference input signal is applied to the circuit at FREFIN
and, in this case, is terminated in 50
. A typical GSM system
would have a 13 MHz TCXO driving the reference input with-
out any 50
termination. In order to have a channel spacing of
200 kHz (the GSM standard), the reference input must be
divided by 65, using the on-chip reference.
WIDEBAND PLL
Many of the wireless applications for synthesizers and VCOs in
PLLs are narrowband in nature. These applications include
various wireless standards such as GSM, DSC1800, CDMA, or
WCDMA. In each of these cases, the total tuning range for the
local oscillator is less than 100 MHz. However, there are also
wideband applications where the local oscillator could have up
to an octave tuning range. For example, cable TV tuners have
a total range of about 400 MHz. Figure 8 shows an applica-
tion where the ADF4213 is used to control and program the
Micronetics M3500–1324. The loop lter was designed for an
RF output of 2100 MHz, a loop bandwidth of 40 kHz, a PFD
frequency of 1 MHz, ICP of 10 mA (2.5 mA synthesizer ICP
multiplied by the gain factor of 4), VCO KD of 80 MHz/V (sen-
sitivity of the M3500–1324 at an output of 2100 MHz) and a
phase margin of 45
°C.
In narrowband applications, there is generally a small variation
(less than 10%) in output frequency and also a small variation
(typically < 10%) in VCO sensitivity over the range. However,
100pF
51
VDD
VP
VDD2VDD1
ADF4210/
ADF4211/
ADF4212/
ADF4213
VP1
5.6k
620pF
3.3k
8.2nF
VCO190-
902T
VCC
18
100pF
18
RFOUT
REFIN
MUXOUT
LOCK
DETECT
100pF
AGND
IF
DGND
IF
RFIN
RFINB
CLK
DATA
LE
SPI-COMPATIBLE
SERIAL
BUS
DECOUPLING CAPACITORS (22 F/10PF) ON VDD, VP OF THE
ADF4211/ADF4212/ADF4213 AND ON VCC OF THE VCOS HAVE
BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
RSET
CPRF
CPIF
1.3nF
18
100pF
18
IFOUT
100pF
VCO190-
540T
VCC
3.3k
2.7k
100pF
51
1000pF
FREFIN
51
1.3nF
5.6k
620pF
8.2nF
AGND
RF
DGND
RF
VP
VP2
Figure 7. GSM Handset Receiver Local Oscillator Using the ADF4210/ADF4211/ADF4212/ADF4213
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4212BRUZ-REEL7 | PLL FREQUENCY SYNTHESIZER, 2700 MHz, PDSO20 |
| ADG1409SRU-EP-RL7 | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16 |
| ADG726BCP-REEL7 | 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, QCC48 |
| ADJD-S311-CR999 | Miniature Surface Mount RGB Digital Color Sensor |
| ADJD-S371-QR999 | Miniature Surface-Mount RGB Digital Color Sensor Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4213BCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ADF4213BCPZ-RL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin LFCSP EP T/R |
| ADF4213BRU | 制造商:Rochester Electronics LLC 功能描述:DUAL PLL,2.5/1.1GHZ I.C - Bulk 制造商:Analog Devices 功能描述: |
| ADF4213BRU-REEL | 功能描述:IC PLL FREQ SYNTHESIZER 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ADF4213BRU-REEL7 | 制造商:Rochester Electronics LLC 功能描述:DUAL PLL,2.5/1.1GHZ I.C - Tape and Reel 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。