I2C Operati" />
參數(shù)資料
型號: ADM00317
廠商: Microchip Technology
文件頁數(shù): 39/86頁
文件大?。?/td> 0K
描述: BOARD DAUGHTER MCP4706/16/26
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 3 個(gè),每 IC 1 個(gè)
位數(shù): 8,10,12
設(shè)置時(shí)間: 6µs
DAC 型: 電壓
已供物品: 子板
已用 IC / 零件: MCP4706,MCP4716,MCP4726
MCP4706/4716/4726
DS22272C-page 44
2011-2012 Microchip Technology Inc.
5.3
I2C Operation
The MCP47X6’s I2C module is compatible with the
NXP I2C specification. The following lists some of the
module’s features:
7-bit slave addressing
Supports three clock rate modes:
- Standard mode, clock rates up to 100 kHz
- Fast mode, clock rates up to 400 kHz
- High-speed mode (HS mode), clock rates up
to 3.4 MHz
Support multi-master applications
General call addressing (Reset and Wake-Up
commands)
The I2C 10-bit Addressing mode is not supported.
The NXP I2C specification only defines the field types,
field lengths, timings, etc. of a frame. The frame
content defines the behavior of the device. The frame
content for the MCP47X6 is defined in Section 6.0
5.3.1
I2C BIT STATES AND SEQUENCE
Figure 5-8 shows the I2C transfer sequence. The serial
clock is generated by the master. The following
definitions are used for the bit states:
Start bit (S)
Data bit
Acknowledge (A) bit (driven low) /
No Acknowledge (A) bit (not driven low)
Repeated Start bit (Sr)
Stop bit (P)
5.3.1.1
Start Bit
The Start bit (see Figure 5-2) indicates the beginning of
a data transfer sequence. The Start bit is defined as the
SDA signal falling when the SCL signal is “High”.
FIGURE 5-2:
Start Bit.
5.3.1.2
Data Bit
The SDA signal may change state while the SCL signal
is Low. While the SCL signal is High, the SDA signal
MUST be stable (see Figure 5-3).
FIGURE 5-3:
Data Bit.
5.3.1.3
Acknowledge (A) Bit
The A bit (see Figure 5-4) is typically a response from
the receiving device to the transmitting device.
Depending on the context of the transfer sequence, the
A bit may indicate different things. Typically, the slave
device will supply an A response after the Start bit and
8 “data” bits have been received. An A bit has the SDA
signal low.
FIGURE 5-4:
Acknowledge Waveform.
Not A (A) Response
The A bit has the SDA signal high. Table 5-1 shows
some of the conditions where the slave device will
issue a Not A (A).
If an error condition occurs (such as an A instead of A),
then a Start bit must be issued to reset the command
state machine.
SDA
SCL
S
1st Bit
2nd Bit
SDA
SCL
Data Bit
1st Bit
2nd Bit
TABLE 5-1:
MCP47X6 A/A RESPONSES
Event
Acknowledge
Bit
Response
Comment
General Call
A
Slave Address
valid
A
Slave Address
not valid
A
Communication
during
EEPROM write
cycle
A
After device has
received address
and command,
and valid
conditions for
EEPROM write
Bus Collision
N/A
I2C module
Resets, or a
“Don’t Care” if
the collision
occurs on the
Master’s “Start
bit”
A
8
D0
9
SDA
SCL
相關(guān)PDF資料
PDF描述
SLP471M200E1P3 CAP ALUM 470UF 200V 20% SNAP
PCX1H330MCL1GS CAP ALUM 33UF 50V 20% SMD
R-725.0D CONV DC/DC 2A 6.5-28VIN 5V
SLPX391M250A5P3 CAP ALUM 390UF 250V 20% SNAP
RBM12DCBD CONN EDGECARD 24POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM00333 功能描述:開發(fā)板和工具包 - PIC / DSPIC PIC18F87J72 Evaluation Board RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
ADM00344 功能描述:電源管理IC開發(fā)工具 RE46C190 Demo Board RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
ADM00345 功能描述:電源管理IC開發(fā)工具 3-Phase BLDC Snsrlss Fan Cntrllr RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
ADM00352 功能描述:電源管理IC開發(fā)工具 MCP16301 600mA Demo Board RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
ADM00360 功能描述:電源管理IC開發(fā)工具 MCP16301 300mA D2PAK Footprint Demo Board RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V