- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15791 > ADM1024EVB (ON Semiconductor)BOARD EVAL FOR ADM1024 PDF資料下載
參數(shù)資料
| 型號： | ADM1024EVB |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 13/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADM1024 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 其它名稱： | EVAL-ADM1024EB EVAL-ADM1024EB-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
ADM1024
http://onsemi.com
20
operate as level-triggered interrupt inputs, with VID0/IRQ0
to VID2/IRQ2 being active low and VID3/IRQ3 and
VID4/IRQ4 being active high. The individual interrupt
inputs can be enabled or masked by setting or clearing Bits 4
to 6 of the Channel Mode Register and Bits 6 and 7 of
Configuration Register 2 (address 4Ah). These interrupt
inputs are not latched in the ADM1024, so they do not
require clearing as do bits in the Status Registers. However,
the external interrupt source should be cleared once the
interrupt has been services, or the interrupt request will be
reasserted.
Interrupt Clearing
Reading an Interrupt Status Register will output the
contents of the Register, then clear it. It will remain cleared
until the monitoring cycle updates it, so the next read
operation should not be performed on the register until this
has happened, or the result will be invalid. The time taken for
a complete monitoring cycle is mainly dependent on the
time taken to measure the fan speeds, as described earlier.
The INT output is cleared with the INT_Clear bit, which
is Bit 3 of the Configuration Register, without affecting the
contents of the Interrupt (INT) Status Registers.
Interrupt Status Mirror Registers
Whenever a bit in one of the Interrupt Status Registers is
updated, the same bit is written to duplicate registers at
addresses 4Ch and 42h. These registers allow a second
management system to access the status data without
worrying about clearing the data. The data in these registers
is for reading only and has no effect on the interrupt output.
Figure 32. Interrupt Register Structure
INT
16 MASK BITS
VALUE
4
5
6
7
VID4/IRQ4
6
7
THERM
VID0–VID4
REGISTERS
CHANNEL
MODE
REGISTER
CONFIGURATION
REGISTER 2
FROM
VALUE
AND LIMIT
REGISTERS
HIGH
LIMIT
1 = OUT
DA
TA
DEMUL
TIPLEXER
INT. TEMP
EXT. TEMP1
FAN1/AIN1
FAN2/AIN2
RESERVED
CI
D1 FAULT
D2 FAULT
2.5V/EXT.
TEMP 2
VCCP1
VCC
+5.0VIN
+12VIN
VCCP2
MASKING
DATA
FROM BUS
INTERRUPT MASK
REGISTERS 1 AND 2
(SAME BIT ORDER AS
STATUS REGISTERS)
MASK GATING y 11
STATUS
BIT
MASK
BIT
INT_ENABLE
INT_CLEAR
CONFIGURATION
REGISTER 1
THERM
CLEAR
THERM
0
1
2
3
4
5
6
7
INTERRUPT
STATUS
REGISTER 2
0
1
2
3
4
5
6
7
INTERRUPT
STATUS
REGISTER 1
HIGH
AND
LOW
LIMIT
COMP
ARA
TORS
LOW
LIMIT
OF
LIMIT
VID2/IRQ2
VID3/IRQ3
VID0/IRQ0
VID1/IRQ1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISC1210ERR82J | INDUCTOR WW 820NH 5% 1210 |
| ISC1210ERR68J | INDUCTOR WW 680NH 5% 1210 |
| ISC1210ERR56J | INDUCTOR WW 560NH 5% 1210 |
| MAX6439UTPSRD7+T | IC BATTERY MON SNGL SOT23-6 |
| MAX6439UTPSWD7+T | IC BATTERY MON SNGL SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM1025 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low-Cost PC Hardware Monitor ASIC |
| ADM1025A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low-Cost PC Hardware Monitor ASIC |
| ADM1025AARQ | 功能描述:IC MONITOR SYS/VOLT 5CH 16QSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ADM1025AARQ-REEL | 制造商:Rochester Electronics LLC 功能描述:PC HARDWARE MONITOR I.C. - Tape and Reel |
| ADM1025AARQZ | 功能描述:IC MONITOR SYS/VOLT 5CH 16QSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。