- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362138 > ADM690-ADM695 Microprocessor Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號(hào)： | ADM690-ADM695 |
| 英文描述： | Microprocessor Supervisory Circuits |
| 中文描述： | 微處理器監(jiān)控電路 |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 283K |
| 代理商： | ADM690-ADM695 |
ADM690–ADM695
REV. A
–4–
PIN FUNCT ION DE SCRIPT ION
Mnemonic
Function
V
CC
V
BAT T
V
OUT
Power Supply Input: +5 V Nominal.
Backup Battery Input. Connect to Ground if a backup battery is not used.
Output Voltage, V
CC
or V
BAT T
is internally switched to V
OUT
depending on which is at the highest potential. V
OUT
can supply up to 100 mA to power CMOS RAM. Connect V
OUT
to V
CC
if V
OUT
and V
BAT T
are not used.
0 V. Ground reference for all signals.
Logic Output.
RESET
goes low if
1. V
CC
falls below the Reset T hreshold
2. V
CC
falls below V
BAT T
3. T he watchdog timer is not serviced within its timeout period.
T he reset threshold is typically 4.65 V for the ADM690/ADM691/ADM694/ADM695 and 4.4 V for the ADM692 and
ADM693.
RESET
remains low for 50 ms (ADM690/ADM691/ADM692/ADM693) or 200 ms (ADM694/ADM695)
after V
CC
returns above the threshold.
RESET
also goes low for 50 (200) ms if the watchdog timer is enabled but not
serviced within its timeout period. T he
RESET
pulse width can be adjusted on the ADM691/ADM693/ADM695 as
shown in T able I. T he
RESET
output has an internal 3
μ
A pull up, and can either connect to an open collector
Reset bus or directly drive a CMOS gate without an external pull-up resistor.
Watchdog Input. WDI is a three level input. If WDI remains either high or low for longer than the watchdog timeout
period,
RESET
pulses low and WDO goes low. T he timer resets with each transition on the WDI line. T he watchdog
timer may be disabled if WDI is left floating or is driven to midsupply.
Power Fail Input. PFI is the noninverting input to the Power Fail Comparator when PFI is less than 1.3 V,
PFO
goes low. Connect PFI to GND or V
OUT
when not used.
Power Fail Output.
PFO
is the output of the Power Fail Comparator. It goes low when PFI is less than 1.3 V. T he
comparator is turned off and
PFO
goes low when V
CC
is below V
BAT T
.
Logic Input. T he input to the
CE
gating circuit. Connect to GND or V
OUT
if not used.
Logic Output.
CE
OUT
is a gated version of the
CE
IN
signal.
CE
OUT
tracks
CE
IN
when V
CC
is above the reset
threshold. If V
CC
is below the reset threshold,
CE
OUT
is forced high. See Figures 5 and 6.
Logic Output. BAT T ON goes high when V
OUT
is internally switched to the V
BAT T
input. It goes low when V
OUT
is internally switched to V
CC
. T he output typically sinks 35 mA and can directly drive the base of an external
PNP transistor to increase the output current above the 100 mA rating of V
OUT
.
Logic Output.
LOW LINE
goes low when V
CC
falls below the reset threshold. It returns high as soon as V
CC
rises
above the reset threshold.
Logic Output. RESET is an active high output. It is the inverse of
RESET
.
Logic Oscillator Select Input. When OSC SEL is unconnected (floating) or driven high, the internal oscillator sets
the reset active time and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN,
is enabled. OSC SEL has a 3
μ
A internal pull up, (see T able I).
Oscillator Logic Input. With OSC SEL low, OSC IN can be driven by an external clock signal or an external
capacitor can be connected between OSC IN and GND. T his sets both the reset active pulse timing and the watch-
dog timeout period (see T able I and Figure 4). With OSC SEL high or floating, the internal oscillator is enabled
and the reset active time is fixed at 50 ms typ. (ADM691/ADM693) or 200 ms typ (ADM695). In this mode the
OSC IN pin selects between fast (100 ms) and slow (1.6 s) watchdog timeout periods. In both modes, the timeout
period immediately after a reset is 1.6 s typical.
Logic Output. T he Watchdog Output,
WDO
, goes low if WDI remains either high or low for longer than the
watchdog timeout period.
WDO
is set high by the next transition at WDI. If WDI is unconnected or at midsupply,
the watchdog timer is disabled and
WDO
remains high.
WDO
also goes high when
LOW LINE
goes low.
GND
RESET
WDI
PFI
PFO
CE
IN
CE
OUT
BAT T ON
LOW LINE
RESET
OSC SEL
OSC IN
WDO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM706AAR | Analog IC |
| ADM811-3TART-REEL7 | Interface IC |
| ADM9690ARN | IC-SM-SUPERVISORY CIRCUIT |
| ADMC326TN-XXX-YY | MOTOR CONTROLLER |
| ADMC326TR-XXX-YY | MOTOR CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM690AN | 功能描述:IC SUPERVISOR MPU 4.65 WD 8DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
| ADM690ANZ | 功能描述:IC SUPERVISOR MPU 4.65 WD 8DIP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，開路漏極 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 250 ms 電壓 - 閥值:4.37V，4.62V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:管件 產(chǎn)品目錄頁面:1337 (CN2011-ZH PDF) |
| ADM690ANZ | 制造商:Analog Devices 功能描述:Microprocessor Supervisor |
| ADM690AQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
| ADM690ARM | 功能描述:Supervisor Push-Pull, Totem Pole 1 Channel 16-SOIC 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時(shí)間 類型:備用電池電路 受監(jiān)控電壓數(shù):1 輸出:推挽式，圖騰柱 復(fù)位:低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閾值:4.65V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:16-SOIC 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。