- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6052 > ADN2891ACPZ-RL7 (Analog Devices Inc)IC AMP LIM 16LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADN2891ACPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/16頁 |
| 文件大小： | 0K |
| 描述： | IC AMP LIM 16LFCSP |
| 標準包裝： | 1 |
| 放大器類型： | 限制 |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分 |
| 電壓 - 輸入偏移： | 100µV |
| 電流 - 電源： | 45mA |
| 電壓 - 電源，單路/雙路(±)： | 2.9 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 95°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 16-LFCSP-VQ |
| 包裝： | 標準包裝 |
| 產品目錄頁面： | 788 (CN2011-ZH PDF) |
| 其它名稱： | ADN2891ACPZ-RL7DKR |
ADN2891
Rev. A | Page 12 of 16
PCB Layout
As with any high speed, mixed-signal design, keep all high
speed digital traces away from sensitive analog nodes.
Figure 21 shows the recommended PCB layout. The 50 Ω
transmission lines are the traces that bring the high frequency
input and output signals (PIN, NIN, OUTP, and OUTN) to the
SMA connectors with minimum reflection. To avoid a signal
skew between the differential traces, each differential PIN/NIN
and OUTP/OUTN pair should have matched trace lengths from
the signal pins to the corresponding SMA connectors. C1, C2,
C3, and C4 are ac coupling capacitors in series with the high
speed, signal input/output paths. To minimize the possible
mismatch, the ac coupling capacitor pads should be the same
width as the 50 Ω transmission line trace width. To reduce
supply noise, a 1 nF decoupling capacitor should be placed on
the same layer as close as possible to the VCC pins. A 0.1 μF
decoupling capacitor can be placed on the bottom of the PCB
directly underneath the 1 nF capacitor. All high speed, CML
outputs have internal 50 Ω resistor termination between the
output pin and VCC. The high speed inputs, PIN and NIN, also
have the internal 50 Ω termination to an internal reference
voltage.
Soldering Guidelines for the LFCSP
The lands on the 16-lead LFCSP are rectangular. The PCB pad
for these should be 0.1 mm longer than the package land length
and 0.05 mm wider than the package land width. The land
should be centered on the pad. This ensures that the solder joint
size is maximized. The bottom of the LFCSP has a central
exposed pad. The pad on the printed circuit board should be at
least as large as the exposed pad. Users must connect the
exposed pad to VEE using filled vias so that solder does not
leak through the vias during reflow. This ensures a solid
connection from the exposed pad to VEE.
05244-009
1
VIAS TO
GND
EXPOSED PAD
PIN
NIN
VIA TO C12, R2
ON BOTTOM
C11
VIA TO BOTTOM
C3
C8
C4
C1
C6
C2
OUTP
DOUBLE-VIAS TO REDUCE
INDUCTANCE TO SUPPLY
AND GND
R1, C9, C10 ON BOTTOM
TO ROSA
PLACE C7 ON
BOTTOM OF BOARD
UNDERNEATH C8
OUTN
PLACE C5 ON
BOTTOM OF BOARD
UNDERNEATH C6
4mm
DOUBLE-VIA TO GND
TO REDUCE INDUCTANCE
Figure 21. Recommended PCB Layout (Top View)
相關PDF資料 |
PDF描述 |
|---|---|
| 0901471204 | C-GRID PCB CONN SR VT GOLD 4POS |
| 159120-5002 | CONN HEADER 2MM 20POS R/A GOLD |
| 67997-124HLF | CONN HEADER 24POS .100 STR 30AU |
| 957210-2000-AR-TP | CONN HDR 10POS 2MM VERT SMD 10AU |
| KTR25JZPJ821 | RES 820 OHM 1/3W 5% 3225 SMD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2891ACPZ-WP | 制造商:Analog Devices 功能描述:SP Amp Limiting Amp Single 3.6V 16-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:SP AMP LIMITING AMP SGL 3.6V 16LFCSP EP - Waffle Pack 制造商:Analog Devices 功能描述:APC12.7GBPS LIMITING AMPLIFIER.I.C. |
| ADN2891XCPZ | 制造商:Analog Devices 功能描述:- Trays |
| ADN2892 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.3 V 4.25 Gb/s Limiting Amplifier |
| ADN2892ACP-RL | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.3 V 4.25 Gb/s Limiting Amplifier |
| ADN2892ACP-RL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.3 V 4.25 Gb/s Limiting Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復。