- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165352 > ADP3162 (Analog Devices, Inc.) 5-Bit Programmable 2-Phase Synchronous Buck Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ADP3162 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 5-Bit Programmable 2-Phase Synchronous Buck Controller |
| 中文描述： | 5位可編程2相同步降壓控制器 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 151K |
| 代理商： | ADP3162 |
REV. A
ADP3162
–7–
protecting the microprocessor from destruction. The crowbar
comparator releases when the output drops below the specified
reset threshold, and the controller returns to normal operation if
the cause of the overvoltage failure does not persist.
Output Disable
The ADP3162 includes an output disable function that turns off
the control loop to bring the output voltage to 0 V. Because an
extra pin is not available, the disable feature is accomplished by
pulling the COMP pin to ground. When the COMP pin drops
below 0.64 V, the oscillator stops and both PWM signals are
driven low. This function does not place the part in a low quiescent
current shutdown state, and the reference voltage is still available.
The COMP pin should be pulled down with an open collector
or open drain type of output capable of sinking at least 2 mA.
APPLICATION INFORMATION
A VRM 8.5-Compliant Design Example
The design parameters for a typical high-performance Intel
Tualatin CPU application designed to meet Intel’s VRM 8.5
specification are as follows:
Input voltage (VIN) = 5 V
VID setting voltage (VOUT) = 1.8 V
Nominal output voltage at no load (VONL) = 1.845 V
Nominal output voltage at full load (VOFL) = 1.755 V
Static output voltage drop based on a 3.2 m
load line
(ROUT) from no load to full load (V) = (VONL) – (VOFL) =
1.845 V – 1.755 V = 90 mV
Maximum output current (IO) = 28 A
CT Selection—Choosing the Clock Frequency
The ADP3162 uses a xed-frequency control architecture that is
set by an external timing capacitor, CT. The value of CT for a given
clock frequency can be selected using the graph in TPC 1.
The clock frequency determines the switching frequency, which
relates directly to switching losses and the sizes of the inductors
and input and output capacitors. A clock frequency of 400 kHz
sets the switching frequency of each phase, fSW, to 200 kHz,
which represents a practical trade-off between the switching
losses and the sizes of the output filter components. From TPC
1, for 400 kHz the required timing capacitor value is 150 pF. For
good frequency stability and initial accuracy, it is recommended to
use a capacitor with low temperature coefficient and tight toler-
ance, e.g., an MLC capacitor with NPO dielectric and with 5%
or less tolerance.
Inductance Selection
The choice of inductance determines the ripple current in the
inductor. Less inductance leads to more ripple current, which
increases the output ripple voltage and the conduction losses in
the MOSFETs, but allows using smaller-size inductors and, for
a specified peak-to-peak transient deviation, output capacitors
with less total capacitance. Conversely, a higher inductance
means lower ripple current and reduced conduction losses, but
requires larger-size inductors and more output capacitance for
the same peak-to-peak transient deviation. In a two-phase con-
verter a practical value for the peak-to-peak inductor ripple
current is under 50% of the dc current in the same inductor.
With that choice, in this design example, under 50% ripple
current per inductor yields a total peak-to-peak output ripple cur-
rent of about 20% of the total dc output current. The following
equation shows the relationship between the inductance, oscilla-
tor frequency, peak-to-peak ripple current in an inductor, and
input and output voltages:
L
VV
V
Vf
I
IN
OUT
IN
SW
L RIPPLE
=
×
××
(–
)
()
(1)
For 7 A peak-to-peak ripple current, which is 50% of the 14 A
full-load dc current in an inductor, Equation 1 yields an induc-
tance of:
L
VV
V
VkHz
A
nH
=
×
××
=
(– .
)
.
(/ )
51 8
1 8
5400
2
7
823
A 1
H inductor can be used, which gives a calculated ripple
current of 5.8 A at no load. The inductor should not saturate at
the peak current of 20 A and should be able to handle the sum
of the power dissipation caused by the average current of 15 A
in the winding and the core loss.
The output ripple current is smaller than the inductor ripple
current due to the two phases partially canceling. This can be
calculated as follows:
I
VV
V
VL
f
I
VV
V
H
kHz
A
O
OUT
IN
OUT
IN
SW
O
=
××
=
××
× ×
=
(–
)
.(
–
.
)
(/ )
.
2
18
5
2 18
5
1
400
2
25
(2)
Designing an Inductor
Once the inductance is known, the next step is either to design an
inductor or find a standard inductor that comes as close as possible
to meeting the overall design goals. The first decision in design-
ing the inductor is to choose the core material. There are several
possibilities for providing low core loss at high frequencies. Two
examples are the powder cores (e.g., Kool-M
from Magnetics)
and the gapped soft ferrite cores (e.g., 3F3 or 3F4 from Philips).
Low frequency powdered iron cores should be avoided due to
their high core loss, especially when the inductor value is relatively
low and the ripple current is high.
Two main core types can be used in this application. Open
magnetic loop types, such as beads, beads on leads, and rods
and slugs, provide lower cost but do not have a focused mag-
netic field in the core. The radiated EMI from the distributed
magnetic field may create problems with noise interference in
the circuitry surrounding the inductor. Closed-loop types, such
as pot cores, PQ, U, and E cores, or toroids, cost more, but
have much better EMI/RFI performance. A good compromise
between price and performance are cores with a toroidal shape.
There are many useful references for quickly designing a power
inductor. Table II gives some examples.
Table II. Magnetics Design References
Magnetic Designer Software
Intusoft (http://www.intusoft.com)
Designing Magnetic Components for High-Frequency DC-DC
Converters
McLyman, Kg Magnetics
ISBN 1-883107-00-08
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP3300ART-2.7-RL7 | 2.7 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO6 |
| ADP3300ART-3-REEL7 | 3 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO6 |
| ADP3300ART-3.3-RL7 | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO6 |
| ADP3300ART-5-REEL7 | 5.1 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO6 |
| ADP3300ARTZ-2.7RL7 | 2.7 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP3162JR | 制造商:Rochester Electronics LLC 功能描述:5-BIT PROGRMBLE 2PHASE SYNC. BCK. CNTRLR - Bulk 制造商:Analog Devices 功能描述: |
| ADP3162JR-REEL | 功能描述:IC REG BUCK 5BIT 2PHASE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ADP3162JR-REEL7 | 制造商:Rochester Electronics LLC 功能描述:5-BIT PROGRMBLE 2PHASE SYNC. BCK. CNTRLR - Tape and Reel |
| adp3162jrz | 制造商:Rochester Electronics LLC 功能描述:5-BIT PROGRMBLE 2PHASE SYNC. BCK. CNTRLR - Bulk 制造商:Analog Devices 功能描述: |
| ADP3162JRZ-REEL7 | 功能描述:IC REG BUCK 5BIT 2PHASE 16-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。