- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366337 > ADS4616A4A-5 (ADATA Technology Co., Ltd.) Synchronous DRAM(512K X 16 Bit X 2 Banks) PDF資料下載
參數(shù)資料
| 型號： | ADS4616A4A-5 |
| 廠商： | ADATA Technology Co., Ltd. |
| 英文描述： | Synchronous DRAM(512K X 16 Bit X 2 Banks) |
| 中文描述： | 同步DRAM（為512k × 16位× 2組） |
| 文件頁數(shù)： | 2/8頁 |
| 文件大小： | 530K |
| 代理商： | ADS4616A4A-5 |
A-Data
ADS4616A4A
Pin Description
PIN
NAME
FUNCTION
CLK
System Clock
Active on the positive edge to sample all inputs.
CKE
Clock Enable
Masks system clock to freeze operation from the next clock cycle. CKE
should be enabled at least on cycle prior new command. Disable input
buffers for power down in standby
/CS
Chip Select
Disables or Enables device operation by masking or enabling all input
except CLK, CKE and L(U)DQM
A0~A10
Address
Row / Column address are multiplexed on the same pins.
Row address : A0~A10
Column address : A0~A7
DQ0~DQ15 Data
Data inputs / outputs are multiplexed on the same pins.
L(U)DQM Data Mask
Makes data output Hi-Z,
/RAS
Row Address Strobe
Latches row addresses on the positive edge of the CLK with /RAS low
/CAS
Column Address Strobe
Latches Column addresses on the positive edge of the CLK with /CAS low
/WE
Write Enable
Enables write operation and row recharge.
VDD/VSS Power Supply/Ground
Power and Ground for the input buffers and the core logic.
V
DDQ
/V
SSQ
Data Output Power/Ground
Power supply for output buffers.
NC
No Connection
This pin is recommended to be left No Connection on the device.
Block Diagram
CLK
CKE
Clock
Generator
Address
/CS
/RAS
/CAS
/WE
DQM
Mode
Register
C
C
R
Address
Buffer
&
Refresh
Counter
Column
Address
Buffer
&
Refresh
Counter
Bank A
Bank B
Amplifier
Column Decoder
Data Control Circuit
D
DQ
I
Rev 1 December, 2001
2
相關PDF資料 |
PDF描述 |
|---|---|
| ADS4616A4A | Synchronous DRAM(512K X 16 Bit X 2 Banks) |
| ADS4616A4A-6 | Synchronous DRAM(512K X 16 Bit X 2 Banks) |
| ADS4616A4A-7 | Synchronous DRAM(512K X 16 Bit X 2 Banks) |
| ADS6608A4A-75 | ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting |
| ADS6608A4A | Synchronous DRAM(2M X 8 Bit X 4 Banks) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS4616A4A-6 | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Synchronous DRAM(512K X 16 Bit X 2 Banks) |
| ADS4616A4A-7 | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Synchronous DRAM(512K X 16 Bit X 2 Banks) |
| A-DS50A-II | 制造商:Assmann Electronics Inc 功能描述: |
| A-DS50L-II | 制造商:Assmann Electronics Inc 功能描述: |
| A-DS50LL | 制造商:Assmann Electronics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。