參數(shù)資料
型號(hào): ADS7807UBE4
英文描述: Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER
中文描述: 低功耗,16位,采樣CMOS模擬數(shù)字轉(zhuǎn)換器
文件頁數(shù): 8/24頁
文件大小: 534K
代理商: ADS7807UBE4
ADS7807
SBAS022C
8
www.ti.com
HEX
HEX
BINARY CODE
CODE
BINARY CODE
CODE
+Full-Scale (FS
1LSB)
9.999695V
4.999924V
3.999939V
0111 1111 1111 1111
7FFF
1111 1111 1111 1111
FFFF
Midscale
0V
2.5V
2V
0000 0000 0000 0000
0000
1000 0000 0000 0000
8000
One LSB Below Midscale
305
μ
V
2.499924V
1.999939V
1111 1111 1111 1111
FFFF
0111 1111 1111 1111
7FFF
Full-Scale
10V
0V
0V
1000 0000 0000 0000
8000
0000 0000 0000 0000
0000
CS
R/C
BUSY
OPERATION
1
X
X
None. Databus is in Hi-Z state.
0
1
Initiates conversion
n
. Databus remains
in Hi-Z state.
0
1
Initiates conversion
n
. Databus enters Hi-Z
state.
0
1
Conversion
n
completed. Valid data from
conversion
n
on the databus.
1
1
Enables databus with valid data from
conversion
n
.
1
0
Enables databus with valid data from
conversion
n
1
(1)
. Conversion n in progress.
0
0
Enables databus with valid data from
conversion
n
1
(1)
. Conversion
n
in progress.
0
0
New conversion initiated without acquisition
of a new signal. Data will be invalid. CS and/or
R/C must be HIGH when BUSY goes HIGH.
X
X
0
New convert commands ignored. Conversion
n
in progress.
NOTE: (1) See Figures 2 and 3 for constraints on data valid from
conversion
n
1
.
The ADS7807 will begin tracking the input signal at the end
of the conversion. Allowing 25
μ
s between convert com-
mands assures accurate acquisition of a new signal. Refer to
Tables II and III for a summary of
CS
,
R/C
, and
BUSY
states,
and Figures 2 through 6 for timing diagrams.
CS
and
R/C
are internally OR
ed and level triggered. There
is not a requirement which input goes LOW first when
initiating a conversion. If, however, it is critical that
CS
or
R/C
initiates conversion
n
, be sure the less critical input is LOW
at least 10ns prior to the initiating input. If
EXT/INT
(pin 8) is
LOW when initiating conversion
n
, serial data from conver-
sion
n
1
will be output on SDATA (pin 19) following the
start of conversion
n
. See Internal Data Clock in the Read-
ing Data section.
To reduce the number of control pins,
CS
can be tied LOW
using
R/C
to control the read and convert modes. This will
have no effect when using the internal data clock in the serial
output mode. The parallel output and the serial output (only
when using an external data clock), however, will be affected
whenever
R/C
goes HIGH. Refer to the Reading Data
section.
READING DATA
The ADS7807 outputs serial or parallel data in Straight Binary
(SB) or Binary Two
s Complement data output format. If
SB/BTC
(pin 7) is HIGH, the output will be in SB format, and
if LOW, the output will be in BTC format. Refer to Table IV for
ideal output codes.
The parallel output can be read without affecting the internal
output registers; however, reading the data through the serial
port will shift the internal output registers one bit per data
CS
R/C
BUSY
EXT/INT
DATACLK
OPERATION
0
1
0
Output
Initiates conversion
n
. Valid data from conversion
n
1
clocked out on SDATA.
0
1
0
Output
Initiates conversion
n
. Valid data from conversion
n
1
clocked out on SDATA.
0
1
1
Input
Initiates conversion
n
. Internal clock still runs conversion process.
0
1
1
Input
Initiates conversion
n
. Internal clock still runs conversion process.
1
1
1
Input
Conversion
n
completed. Valid data from conversion
n
clocked out on SDATA synchronized
to external data clock.
1
0
1
Input
Valid data from conversion
n
1
output on SDATA synchronized to external data clock.
Conversion
n
in progress.
0
0
1
Input
Valid data from conversion
n
1
output on SDATA synchronized to external data clock.
Conversion
n
in progress.
0
0
X
X
New conversion initiated without acquisition of a new signal. Data will be invalid. CS and/or R/C
must be HIGH when BUSY goes HIGH.
X
X
0
X
X
New convert commands ignored. Conversion
n
in progress.
NOTE: (1) See Figures 4, 5, and 6 for constraints on data valid from conversion
n
1
.
TABLE III. Control Functions When Using Serial Output.
TABLE IV. Output Codes and Ideal Input Voltages.
TABLE II. Control Functions When Using Parallel Output
(DATACLK tied LOW,
EXT/INT
tied HIGH).
BINARY TWO
S COMPLEMENT
(SB/BTC LOW)
STRAIGHT BINARY
(SB/BTC HIGH)
DIGITAL OUTPUT
DESCRIPTION
ANALOG INPUT
Full-Scale Range
Least Significant Bit (LSB)
±
10
305
μ
V
0V to 5V
76
μ
V
0V to 4V
61
μ
V
相關(guān)PDF資料
PDF描述
ADS7807UBG4 Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER
ADS7807UE4 Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER
ADS7807PBG4 Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER
ADS7807PG4 Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER
ADS7808UBE4 12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS7807UBG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power 16-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7807UE4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power 16-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7807UG4 功能描述:IC 16BIT 40KHZ SMPL ADC 28-SOIC 制造商:texas instruments 系列:- 包裝:管件 零件狀態(tài):在售 位數(shù):16 采樣率(每秒):40k 輸入數(shù):1 輸入類型:單端 數(shù)據(jù)接口:SPI,并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部, 內(nèi)部 電壓 - 電源,模擬:5V 電壓 - 電源,數(shù)字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商器件封裝:28-SOIC 基本零件編號(hào):ADS7807 標(biāo)準(zhǔn)包裝:20
ADS7808 制造商:BB 制造商全稱:BB 功能描述:12-Bit 10ms Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER
ADS7808_07 制造商:BB 制造商全稱:BB 功能描述:12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER