t4 t10
參數(shù)資料
型號： ADS7864M-EVM
廠商： Texas Instruments
文件頁數(shù)： 8/27頁
文件大?。?/td> 0K
描述： EVAL MODULE FOR ADS7864M
產(chǎn)品培訓(xùn)模塊： Data Converter Basics
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 2
位數(shù)： 12
采樣率（每秒）： 500k
數(shù)據(jù)接口： 并聯(lián)
輸入范圍： 0 ~ 5 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 50mW @ 500kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： ADS7864
已供物品： 板
相關(guān)產(chǎn)品： ADS7864YB/2KG4-ND - IC 12BIT 500KHZ 6CH ADC 48-TQFP
ADS7864YB/250G4-ND - IC 12BIT 500KHZ 6CH ADC 48-TQFP
ADS7864Y/2KG4-ND - IC 12BIT 500KHZ 6CH ADC 48-TQFP
ADS7864Y/250G4-ND - IC 12BIT 500KHZ 6CH ADC 48-TQFP
ADS7864YDKR-ND - IC 12BIT 500KHZ 6CH A/D 48-TQFP
ADS7864YBDKR-ND - IC 12BIT 500KHZ 6CH A/D 48-TQFP
ADS7864YBCT-ND - IC 12BIT 500KHZ 6CH A/D 48-TQFP
ADS7864YBTR-ND - IC 12BIT 500KHZ 6CH A/D 48-TQFP
ADS7864YCT-ND - IC 12BIT 500KHZ 6CH A/D 48-TQFP
ADS7864YTR-ND - IC 12BIT 500KHZ 6CH A/D 48-TQFP
更多...
其它名稱： 296-30697
ADS7864M-EVM-ND
www.ti.com
BUSY
CLOCK
HOLDB
CS
RD
A0
t4
t10
t11
BUSY
CLOCK
HOLDB
CS
RD
A0
t
4
t
1
t
13
t
14
t
12
ADS7864
SBAS141A – SEPTEMBER 2000 – REVISED MARCH 2005
Figure 27. Timing of One Conversion Cycle
READING DATA (RD, CS)—In general, the chan-
nel/data outputs are in tristate. Both CS and RD have
to be low to enable these outputs. RD and CS have
to stay low together for at least 30ns (see Figure 28,
t13) before the output data is valid. RD has to remain
high for at least 30ns (see Figure 28, t14) before
bringing it back low for a subsequent read command.
12.5 clock-cycles after the start of a conversion
(BUSY going low), the new data is latched into its
output register. If a read process is initiated around
12.5 clock cycles after BUSY went low, RD and CS
should stay low for at least 50ns to get the new data
stored to its register and switched to the output.
CS being low tells the ADS7864 that the bus on the
board is assigned to the ADS7864. If an A/D con-
verter shares a bus with digital gates, there is a
possibility that digital (high frequency) noise may be
coupled into the A/D converter. If the bus is just used
by the ADS7864, CS can be hardwired to ground.
Reading data at the falling edge of one of the hold
signals might cause distortion of the hold value.
Figure 28. Timing for Reading Data
16
相關(guān)PDF資料
PDF描述
GMM08DRTI-S13 CONN EDGECARD 16POS .156 EXTEND
DAC5674EVM EVAL MODULE FOR DAC5674
ELJ-PE5N6KF INDUCTOR 5.6NH 10% 0603 SMD
ECM15DSEN-S13 CONN EDGECARD 30POS .156 EXTEND
AP2280-1FMG-7 IC LOAD SW CTRL 1CH 6-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS7864Y 制造商:Texas Instruments 功能描述:IC 12BITADC SMD 7864 TQFP48 制造商:Texas Instruments 功能描述:IC, 12BITADC, SMD, 7864, TQFP48 制造商:Texas Instruments 功能描述:IC, 12BITADC, SMD, 7864, TQFP48; Resolution (Bits):12bit; Sampling Rate:1MSPS; Supply Voltage Type:Single; Supply Voltage Min:4.75V; Supply Voltage Max:5.25V; Supply Current:10mA; Digital IC Case Style:TQFP; No. of Pins:48; Input ;RoHS Compliant: Yes
ADS7864Y 制造商:Texas Instruments 功能描述:IC 12BITADC SMD 7864 TQFP48
ADS7864Y/250 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 500kHz 12-Bit 6-Ch Simltns Smplng ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7864Y/250G4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 500kHz 12-Bit 6-Ch Simltns Smplng ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7864Y/2K 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 500kHz 12-Bit 6-Ch Simltns Smplng ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*