- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17091 > ADS8364M-EVM (Texas Instruments)EVAL MODULE FOR ADS8364 PDF資料下載
參數(shù)資料
| 型號： | ADS8364M-EVM |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 9/26頁 |
| 文件大小： | 0K |
| 描述： | EVAL MODULE FOR ADS8364 |
| 產(chǎn)品培訓模塊： | Data Converter Basics |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 6 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | 0 ~ 5 V |
| 在以下條件下的電源（標準）： | 413.5mW @ 250kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | ADS8364 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | 296-13449-6-ND - IC ADC LP 16BIT 250KSPS 64TQFP ADS8364Y/2KG4-ND - IC ADC LP 16BIT 250KSPS 64-TQFP ADS8364Y/2K-ND - IC ADC LP 16BIT 250KSPS 64-TQFP ADS8364Y/250G4-ND - IC ADC LP 16BIT 250KSPS 64-TQFP 296-13449-1-ND - IC ADC LP 16BIT 250KSPS 64TQFP 296-13449-2-ND - IC ADC LP 16BIT 250KSPS 64TQFP |
| 其它名稱： | 296-30708 ADS8364M-EVM-ND |
ADS8364
17
SBAS219C
www.ti.com
FIGURE 12. Functionality Diagram of FIFO Registers.
a2
a1
a0
Data From Channel A0
0
Data From Channel A1
0
1
Data From Channel B0
0
1
0
Data From Channel B1
0
1
Data From Channel C0
1
0
Data From Channel C1
1
0
1
TABLE VI. Address Bit in the Output Data.
ing power supplies, nearby digital logic, or high-power de-
vices. The degree of error in the digital output depends on
the reference voltage, layout, and the exact timing of the
external event. Their error can change if the external event
changes in time with respect to the CLK input.
With this in mind, power to the ADS8364 should be clean and
well-bypassed. A 0.1
F ceramic bypass capacitor should be
placed as close to the device as possible. In addition, a 1
F
to 10
F capacitor is recommended. If needed, an even larger
capacitor and a 5
or 10 series resistor may be used to low-
pass filter a noisy supply. On average, the ADS8364 draws
very little current from an external reference as the reference
voltage is internally buffered. A bypass capacitor of 0.1
F and
10
F are suggested when using the internal reference (tie pin
61 directly to pin 62).
GROUNDING
The AGND and DGND pins should be connected to a clean
ground point. In all cases, this should be the analog ground.
Avoid connections that are too close to the grounding point
of a microcontroller or digital signal processor. If required,
run a ground trace directly from the converter to the power-
supply entry point. The ideal layout will include an analog
ground plane dedicated to the converter and associated
analog circuitry. Three signal ground pins, SGND, are the
input signal grounds which are on the same potential as
analog ground.
APPLICATION INFORMATION
In Figures 13 through 18, different connection diagrams to
DSPs or micro-controllers are shown.
(db7…db0) and finally the higher eight data bits (db15…db8).
1000 0000 0000 is added before the address in case BYTE =
0 and db3…db0 after the address if BYTE = 1. This provides
the possibility to check if the counting of the RD signals
inside the ADS8364 are still tracking with the external inter-
face (see Table III and Table IV).
The data valid bit is useful for the FIFO mode. Valid data can
simply get read until dv turns 0. The three address bits are
listed in Table VI. If the FIFO is empty, 16 zeroes are put to
the output.
LAYOUT
For optimum performance, care should be taken with the
physical layout of the ADS8364 circuitry. This is particularly
true if the CLK input is approaching the maximum throughput
rate.
The basic SAR architecture is sensitive to glitches or sudden
changes on the power supply, reference, ground connec-
tions, and digital inputs that occur just prior to latching the
output of the analog comparator. Thus, driving any single
conversion for an n-bit SAR converter, there are n
windows
in which large external transient voltages can affect the
conversion result. Such glitches might originate from switch-
RESET
EOC
RD
reg. 5
reg. 4
reg. 3
reg. 2
reg. 1
reg. 0
empty
ch A1
ch A0
empty
ch A1
empty
ch C1
ch C0
ch B1
ch B0
ch A1
empty
ch C1
ch C0
ch B1
ch B0
ch C1
ch C0
ch C1
ch C0
ch B1
ch B0
Conversion
Channel A
Conversion
Channel C
Conversion
Channels B and C
t
0
t
1
t
2
t
3
t
4
t
5
相關PDF資料 |
PDF描述 |
|---|---|
| AP2111SG-13 | IC USB SWITCH 2.45A CURRENT 8SOP |
| SDR-V | SCOTCH CODE REFILL V |
| AP2281-3FMG-7 | IC LOAD SWITCH SGL P-CH 6-DFN |
| PMF18WE1 | PROCESSOR MODULE FOR ICE4000 |
| ECM18DRTN-S13 | CONN EDGECARD 36POS .156 EXTEND |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8364Y | 制造商:TI 制造商全稱:Texas Instruments 功能描述:250kHz, 16-Bit, 6-Channel Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTERS |
| ADS8364Y/250 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 250kSPS 6 ADC Parallel Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8364Y/250G4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 250kSPS 6 ADC Parallel Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8364Y/2K | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 250kSPS 6 ADC Parallel Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8364Y/2KG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 250kSPS 6 ADC Parallel Out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。