- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366338 > ADS8608A8A-75 (ADATA Technology Co., Ltd.) Synchronous DRAM(8M X 8 Bit X 4 Banks) PDF資料下載
參數(shù)資料
| 型號： | ADS8608A8A-75 |
| 廠商： | ADATA Technology Co., Ltd. |
| 英文描述： | Synchronous DRAM(8M X 8 Bit X 4 Banks) |
| 中文描述： | 同步DRAM（8米× 8位× 4銀行） |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 533K |
| 代理商： | ADS8608A8A-75 |
A-Data
ADS8608A8A
Pin Description
PIN
NAME
FUNCTION
CLK
System Clock
Active on the positive edge to sample all inputs.
CKE
Clock Enable
Masks system clock to freeze operation from the next clock cycle. CKE
should be enabled at least on cycle prior new command. Disable input
buffers for power down in standby
/CS
Chip Select
Disables or Enables device operation by masking or enabling all input
except CLK, CKE and L(U)DQM
A0~A12
Address
Row / Column address are multiplexed on the same pins.
Row address : A0~A12
Column address : A0~A9
BS0~BS1 Banks Select
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
DQ0~DQ7 Data
Data inputs / outputs are multiplexed on the same pins.
/RAS
Row Address Strobe
Latches row addresses on the positive edge of the CLK with /RAS low
/CAS
Column Address Strobe
Latches Column addresses on the positive edge of the CLK with /CAS low
/WE
Write Enable
Enables write operation and row recharge.
VCC/VSS Power Supply/Ground
Power and Ground for the input buffers and the core logic.
V
CCQ
/V
SSQ
Data Output Power/Ground
Power supply for output buffers.
NC
No Connection
This pin is recommended to be left No Connection on the device.
Block Diagram
CLK
CKE
Clock
Generator
Address
/CS
/RAS
/CAS
/WE
DQM
Mode
Register
C
C
R
Address
Buffer
&
Refresh
Counter
Column
Address
Buffer
&
Refresh
Counter
Bank0
Bank2
Bank1
Bank3
Amplifier
Column Decoder
Data Control Circuit
D
DQ
Rev 1.0 December, 2001
2
相關PDF資料 |
PDF描述 |
|---|---|
| ADS8608A8A-75A | Synchronous DRAM(8M X 8 Bit X 4 Banks) |
| ADS8616A8A-75 | Synchronous DRAM(4M X 16 Bit X 4 Banks) |
| ADS8616A8A-75A | Synchronous DRAM(4M X 16 Bit X 4 Banks) |
| ADS8616A8A | Synchronous DRAM(4M X 16 Bit X 4 Banks) |
| ADT4-1WT | RF Transformer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8608A8A-75A | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Synchronous DRAM(8M X 8 Bit X 4 Banks) |
| ADS8616A8A | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Synchronous DRAM(4M X 16 Bit X 4 Banks) |
| ADS8616A8A-75 | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Synchronous DRAM(4M X 16 Bit X 4 Banks) |
| ADS8616A8A-75A | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Synchronous DRAM(4M X 16 Bit X 4 Banks) |
| ADS8634 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:12-Bit, 1MSPS, 4-/8-Channel, Bipolar-Input, SAR Analog-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。