- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378286 > ADSP-21991BBC (ANALOG DEVICES INC) SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21991BBC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | 16-BIT, 150 MHz, OTHER DSP, PBGA196 |
| 封裝： | MINI, BGA-196 |
| 文件頁數(shù)： | 8/44頁 |
| 文件大?。?/td> | 589K |
| 代理商： | ADSP-21991BBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADSP-21991
–8–
REV. 0
Clocking: the SPORT can use an external serial clock or
generate its own in a wide range of frequencies down to
0 Hz.
Word length: each SPORT section supports serial data
word lengths from three to sixteen bits that can be trans-
ferred either MSB first or LSB first.
Framing: each SPORT section (receive and transmit) can
operate with or without frame synchronization signals for
each data-word; with internally generated or externally
generated frame signals; with active high or active low
frame signals; with either of two pulsewidths and frame
signal timing.
Companding in hardware: each SPORT section can
perform A law and μ law companding according to
CCITT recommendation G.711.
Direct Memory Access with single cycle overhead: using
the built-in DMA master, the SPORT can automatically
receive and/or transmit multiple memory buffers of data
with an overhead of only one DSP cycle per data-word.
The on-chip DSP via a linked list of memory space
resident DMA descriptor blocks can configure transfers
between the SPORT and memory space. This chained list
can be dynamically allocated and updated.
Interrupts: each SPORT section (receive and transmit)
generates an interrupt upon completing a data-word
transfer, or after transferring an entire buffer or buffers if
DMA is used.
Multichannel capability: The SPORT can receive and
transmit data selectively from channels of a serial bit
stream that is time division multiplexed into up to 128
channels. This is especially useful for T1 interfaces or as
a network communication scheme for multiple proces-
sors. The SPORTs also support T1 and E1 carrier
systems.
Each SPORT channel (Tx and Rx) supports a DMA
buffer of up to eight, 16-bit transfers.
The SPORT operates at a frequency of up to one-half the
clock frequency of the HCLK
The SPORT is capable of UART software emulation.
Analog-to-Digital Conversion System
The ADSP-21991 contains a fast, high accuracy, multiple input
analog-to-digital conversion system with simultaneous sampling
capabilities. This A/D conversion system permits the fast,
accurate conversion of analog signals needed in high performance
embedded systems. Key features of the ADC system are:
14-bit Pipeline (6-Stage Pipeline) Flash Analog-to-
Digital Converter.
8 dedicated analog inputs.
Dual channel simultaneous sampling capability.
Programmable ADC clock rate to maximum of
HCLK 4.
First channel ADC data valid approximately 375 ns after
CONVST (at 20 MSPS).
All 8 inputs converted in approximately 725 ns (at
20 MSPS).
2.0 V peak-to-peak input voltage range.
Multiple convert start sources.
Internal or external Voltage Reference.
Out of range detection.
DMA capable transfers from ADC to memory.
The ADC system is based on a pipeline flash converter core, and
contains dual input sample-and-hold amplifiers so that simulta-
neous sampling of two input signals is supported. The ADC
system provides an analog input voltage range of 2.0 Vp-p and
provides 14-bit performance with a clock rate of up to HCLK 4.
The ADC system can be programmed to operate at a clock rate
that is programmable from HCLK
4 to HCLK
30, to a maximum
of 20 MHz (at 160 MHz CCLK rate).
The ADC input structure supports 8 independent analog inputs;
four of which are multiplexed into one sample-and-hold amplifier
(A_SHA) and 4 of which are multiplexed into the other sample-
and-hold amplifier (B_SHA).
At the 20 MHz sampling rate, the first data value is valid approx-
imately 375 ns after the Convert Start command. All 8 channels
are converted in approximately 725 ns.
The core of the ADSP-21991 provides 14-bit data such that the
stored data values in the ADC data registers are 14 bits wide.
Voltage Reference
The ADSP-21991 contains an onboard band gap reference that
can be used to provide a precise 1.0 V output for use by the A/D
system and externally on the VREF pin for biasing and level
shifting functions. Additionally, the ADSP-21991 may be con-
figured to operate with an external reference applied to the VREF
pin, if required.
PWM Generation Unit
Key features of the 3-phase PWM generation unit are:
16-bit, center based PWM generation unit
Programmable PWM pulsewidth, with resolutions to
12.5 ns (at 80 MHz HCLK Rate)
Single/double update modes
Programmable dead time and switching frequency
Twos complement implementation permits smooth tran-
sition into full ON and full OFF states
Possibility to synchronize the PWM generation to an
external synchronization
Special provisions for BDCM Operation (crossover and
output enable functions)
Wide variety of special switched reluctance (SR)
operating modes
Output polarity and clock gating control
Dedicated asynchronous PWM shutdown signal
Multiple shutdown sources, independently for each unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21991BST | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADV7183A | Multiformat SDTV Video Decoder |
| ADV7183ABST | Multiformat SDTV Video Decoder |
| ADV7183AKST | Multiformat SDTV Video Decoder |
| ADV7330 | Multiformat 11-Bit Triple DAC Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21991BBCZ | 功能描述:IC DSP CTLR 16BIT 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21991BST | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 176-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE MIXED SIGNAL DSP - Bulk |
| ADSP-21991BSTZ | 功能描述:IC DSP CONTROLLER 16BIT 176-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21992BBC | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:MIXED SIGNAL DSP W/32K DM RAM& 16K PMRAM - Bulk |
| ADSP-21992BST | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 176-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。