- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362152 > ADSP2103 (666.40 k) PDF資料下載
參數(shù)資料
| 型號： | ADSP2103 |
| 英文描述： | (666.40 k) |
| 中文描述： | （666.40十一） |
| 文件頁數(shù)： | 29/64頁 |
| 文件大?。?/td> | 666K |
| 代理商： | ADSP2103 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
ADSP-21xx
REV. B
–29–
GE NE RAL NOT E S
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results for
an individual device, the values given in this data sheet reflect
statistical variations and worst cases. Consequently, you cannot
meaningfully add parameters to derive longer times.
T IMING NOT E S
Switching characteristics
specify how the processor changes its
signals. You have no control over this timing—circuitry external
to the processor must be designed for compatibility with these
signal characteristics. Switching characteristics tell you what the
processor will do in a given circumstance. You can also use
TIMNGPARAMETERS (ADSP-2101/2105/2111/2115/2161/2163)
switching characteristics to ensure that any timing requirement
of a device connected to the processor (such as memory) is
satisfied.
Timing requirements
apply to signals that are controlled by
circuitry external to the processor, such as the data input for a
read operation. T iming requirements guarantee that the
processor operates correctly with other devices.
ME MORY RE QUIRE ME NT S
T he table below shows common memory device specifications
and the corresponding ADSP-21xx timing parameters, for your
convenience.
Memory
Device
Specification
ADSP-21xx
T iming
Parameter
T iming
Parameter
Definition
Address Setup to Write Start
Address Setup to Write End
Address Hold Time
Data Setup Time
Data Hold Time
OE to Data Valid
Address Access Time
t
ASW
t
AW
t
WRA
t
DW
t
DH
t
RDD
t
AA
A0–A13, DMS, PMS Setup before WR Low
A0–A13, DMS, PMS Setup before WR Deasserted
A0–A13, DMS, PMS Hold after WR Deasserted
Data Setup before WR High
Data Hold after WR High
RD Low to Data Valid
A0–A13, DMS, PMS, BMS to Data Valid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP2105 | (666.40 k) |
| ADSP21CSP01BS200 | 16-Bit Digital Signal Processor |
| ADSP21CSP01KS200 | 16-Bit Digital Signal Processor |
| ADSP-2101BG-100 | ADSP-2100 Family DSP Microcomputers |
| ADSP-2111BG-52 | PC MC 10MBPS UTP/BNC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2103 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2103BP-40 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 10.24MHz 10.24MIPS 68-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2103BP-52 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| ADSP-2103BS-40 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADSP-2103BS-52 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。