參數(shù)資料
型號(hào): ADUC7024BCP62
廠商: ANALOG DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
中文描述: 32-BIT, FLASH, 45.5 MHz, MICROCONTROLLER, QCC64
封裝: 9 X 9 MM, MO-220VMMD, LFCSP-64
文件頁(yè)數(shù): 34/80頁(yè)
文件大?。?/td> 840K
代理商: ADUC7024BCP62
ADuC702x Series
Preliminary Technical Data
0x06
*
Rev. PrB | Page 34 of 80
Mass erase
Erase 62kByte of user space. The 2kByte of kernel are protected. This operation takes 2.48s To prevent
accidental execution a command sequence is required to execute this instruction, this is described below.
Default command. No write is allowed. This operation takes 2 cycles
Write can handle a maximum of 8 data of 16 bits and takes a maximum of 8 x 20
μ
s
0x07
0x08
Burst read
Burst read-
write
Erase Burst
read-write
Burst
termination
Signature
0x09
Will automatically erase the page indexed by the write, allow to write pages without running an erase
command. This command takes 20 ms to erase the page + 20
μ
s per data to write
Stops the running burst to allow execution from Flash/EE immediately
0x0A
0x0B
Give a signature of the 64kBytes of Flash/EE in the 24-bit FEESIGN MMR. This operation takes 32778 clock
cycles.
This command can be run only once. The value of FEEPRO is saved and can be removed only with a mass
erase (0x06) or with the key
Reserved
Reserved
No operation, interrupt generated
*
The FEECON will always read 0x07 immediately after execution of any of these commands.
Command Sequence for executing a Mass Erase
0x0C
Protect
0x0D
0x0E
0x0F
Reserved
Reserved
Ping
FEEADR = 0x800; //Any address
FEECON=0x01; //Read command
while (!(FEESTA & 0x01)){} //Wait for read
FEECON=0x04; //Verify Command
FEEDAT=0x06; //Mass erase enable
FEECON=0x06; //Mass erase command
Table 15: FEEPRO and FEEHIDE MMR bit designations
Bit
31
Description
Read protection
Cleared
by user to protect all code
Set
by user to allow reading the code
Write protection for pages 123 to 120, for pages 119 to 116… and for pages 0 to 3
Cleared
by user to protect the pages in writing
Set
by user to allow writing the pages
EXECUTION TIME FROM SRAM AND
FLASH/EE
30-0
This chapter describes SRAM and Flash/EE access times during
execution for applications where execution time is critical.
Execution from SRAM
Fetching instructions from SRAM takes one clock cycle as the
access time of the SRAM is 2ns and a clock cycle is 22ns
minimum. However, if the instruction involve reading or
writing data to memory, one extra cycle must be added if the
data is in SRAM, or three cycle if the data is in Flash/EE, one
cycle to execute the instruction and two cycles to get the 32-bit
data from Flash/EE. A control flow instruction, for example a
branch instruction will take one cycle to fetch but also two cycle
to fill the pipeline with the new instructions.
Execution from Flash/EE
Because the Flash/EE width is 16-bit and access time for 16-bit
words is 22ns, execution from Flash/EE cannot be done in one
cycle as from SRAM when CD bit =0. Also some dead times are
needed before accessing data for any value of CD bits.
In ARM mode, where instructions are 32 bits, two cycles are
needed to fetch any instruction when CD = 0 and in Thumb
mode, where instructions are 16 bits, one cycle is needed to
fetch any instruction.
Timing is identical in both mode when executing instructions
that involve using the Flash/EE for data memory. If the
instruction to be executed is a control flow instruction, an extra
cycle is needed to decode the new address of the program
counter and then four cycles are needed to fill the pipe-line. A
data processing instruction involving only core register doesn’t
require any extra clock cycle but if it involves data in Flash/EE,
an extra clock cycle is needed to decode the address of the data
and two cycles to get the 32-bit data from Flash/EE. An extra
相關(guān)PDF資料
PDF描述
ADUC7024BST62 Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7025BCP32 Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7025BCP62 Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7026BST62 Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7027AST62 Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7024BCP62-U1 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC &2X12-B DAC IC - Trays
ADUC7024BCPZ62 功能描述:IC MCU FLSH 62K ANLG I/O 64LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI,I²C,LIN,SPI,UART/USART 外圍設(shè)備:電容感應(yīng),DMA,LCD,POR,PWM,WDT 輸入/輸出數(shù):25 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b,D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤
ADUC7024BCPZ62I 功能描述:IC MCU 12BIT 1MSPS ANLG 64LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7024BCPZ62I-RL 功能描述:IC MCU 12BIT 1MSPS ANLG 64LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7024BCPZ62-RL 制造商:Analog Devices 功能描述:MCU 16-bit/32-bit ADuC7xxx ARM7TDMI RISC 62KB Flash 3.3V 64-Pin LFCSP EP T/R