- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374044 > ADV601LC (Analog Devices, Inc.) Ultralow Cost Video Codec PDF資料下載
參數(shù)資料
| 型號： | ADV601LC |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 視頻Codec |
| 英文描述： | Ultralow Cost Video Codec |
| 中文描述： | 超低成本視頻編解碼器 |
| 文件頁數(shù)： | 18/52頁 |
| 文件大?。?/td> | 606K |
| 代理商： | ADV601LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADV601
–18–
REV. 0
DSP Interface Pins
(
Continued
)
Name
Pins
I/O
Description
TF
1
O
Serial Transmit Frame Sync. Connect this pin to an optional, external DSP’s serial
interface RF Sync pin. If no DSP is present, leave this pin unconnected. This pin is
compatible with 30 pF loads.
The TF pin is the transmit frame synch. When transmitting, the ADV601 marks
new frames with a HI pulse driven out on TF one serial clock period before the
frame begins. Whether transmitting or receiving, the synch signals may transition
back from HI to LO at any time, provided the HI and LO times of TF or RF are at
least one TCLK period in duration. Note that the DSP must be set for external
framing on receive data. Frame size for ADV601 serial data transmission is 52 slots
of 16 bits.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Receive Frame Sync. Connect this pin to an optional, external DSP’s serial inter-
face TF Sync pin. If no DSP is present, tie this pin to ground. This pin is compat-
ible with 30 pF loads.
The RF pin is the receive frame synch. When receiving, the ADV601 requires that
the DSP marks new frames with a LO to HI transition driven in on RF one serial
clock period before the frame begins. Whether transmitting or receiving, the synch
signals may transition back from HI to LO at any time provided the HI and LO
times of TF or RF are at least one TCLK period in duration. Note that the DSP
must be set for internal framing on transmit data. When receiving, the frame size
for ADV601 serial data is 84 slots of 16 bits.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
DSP Interrupt. Connect this pin to an optional, external DSP’s hardware interrupt
pin (IRQ2). If no DSP is present, this pin may be left unconnected. This pin is
compatible with 30 pF loads.
The
DIRQ
pin on the ADV601 provides an optional method for signalling the DSP
that a new packet of field statistics is being transmitted and can be used system-
wide for signalling that a new video field has begun. Because the ADV601 asserts
DIRQ
throughout statistics transmission and bin width reception, the DSP’s inter-
rupts should be set for edge-sensitivity.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
RF
1
I
DIRQ
1
O
Host Interface Pins
Name
Pins
I/O
Description
DATA[31:0]
32
I/O
Host Data Bus. These pins make up a 32-bit wide host data bus. The host controls
this asynchronous bus with the
WR
,
RD
, BE, and
CS
pins to communicate with
the ADV601. These pins are compatible with 30 pF loads.
Host DWord Address Bus. These two address pins let you address the ADV601’s
four directly addressable host interface registers. For an illustration of how this
addressing works, see the Control and Write Register Map figure and Status and
Read Register Map figure. The ADR bits permit register addressing as follows:
ADR1
ADR0
DWord
Address Byte Address
0
0
0
0x00
0
1
1
0x04
1
0
2
0x08
1
1
3
0x0C
Host Byte Enable pins. These four input pins allow selection of which bytes in
ADV601 direct and indirect registers will be accessed through the Host Interface;
BE0
—least significant byte
BE3
—most significant byte. For a 32-bit interface only,
tie these pins to ground, making all bytes available.
ADR[1:0]
2
I
BE0
–
BE3
4
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV601LCJST | Ultralow Cost Video Codec |
| ADV7120KP30 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120KP50 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120KP80 | CMOS 80 MHz, Triple 8-Bit Video DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV601LCERAG1266B-0.5 | 制造商:Analog Devices 功能描述: |
| ADV601LCJST | 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP 制造商:Analog Devices 功能描述:IC VIDEO CODEC |
| ADV601LCJSTRL | 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP T/R |
| ADV601LCJSTZ | 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADV601LCJSTZRL | 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。