參數(shù)資料
型號： ADV601LC
廠商： Analog Devices, Inc.
元件分類： 視頻Codec
英文描述： Ultralow Cost Video Codec
中文描述： 超低成本視頻編解碼器
文件頁數(shù)： 37/52頁
文件大小： 606K
代理商： ADV601LC
ADV601
–37–
REV. 0
TIMING PARAMETERS
This section contains signal timing information for the ADV601. Timing descriptions for the following items appear in this
section:
Clock signal timing
Video data transfer timing (CCIR-656, Gray Scale/Philips, and Multiplexed Philips formats)
Host data transfer timing (direct register read/write access)
DSP data transfer (serial data transfer)
Clock Signal Timing
The diagram in this section shows timing for VCLK input and VCLKO output. All output values assume a maximum pin
loading of 50 pF.
Table XX. Video Clock Period, Frequency, Drift and Jitter
Min VCLK_CYC
Period
Nominal VCLK_CYC
Period (Frequency)
Max VCLK_CYC
Period
1, 2
Video Format
CCIR-601 PAL
Square Pixel PAL
CCIR-601 NTSC
Square Pixel NTSC
35.2 ns
32.2 ns
35.2 ns
38.7 ns
37 ns (27 MHz)
33.89 ns (29.5 MHz)
37 ns (27 MHz)
40.75 ns (24.54 MHz)
38.9 ns
35.5 ns
38.9 ns
42.7 ns
NOTES
1
VCLK Period Drift =
±
0.1 (VCLK_CYC/field.
2
VCLK edge-to-edge jitter = 1 ns.
Table XXI. Video Clock Duty Cycle
Min
Nominal
Max
VCLK Duty Cycle
1
(40%)
(50%)
(60%)
NOTE
1
VCLK Duty Cyle = t
VCLK_HI
/(t
VCLK_LO
)
×
100.
Table XXII. Video Clock Timing Parameters
Parameter
Description
Min
Max
Unit
t
VCLK_CYC
t
VCLKO_D0
t
VCLKO_D1
VCLK Signal, Cycle Time (1/Frequency) at 27 MHz
VCLKO Signal, Delay (when VCLK2 = 0) at 27 MHz
VCLKO Signal, Delay (when VCLK2 = 1) at 27 MHz
(See Video Clock Period Table)
10
10
29
29
ns
ns
TEST CONDITIONS
Figure 23 shows test condition voltage reference and device
loading information. These test conditions consider an output
as
disabled
when the output stops driving and goes from the
measured high or low voltage to a high impedance state. Tests
measure output disable time (t
DISABLE
) as the time between the
reference input signal crossing +1.5 V and the time that the
output reaches the high impedance state (also +1.5 V). Simi-
larly, these tests conditions consider an output as
enabled
when
the output leaves the high impedance state and begins driving a
measured high or low voltage. Tests measure output enable time
(t
ENABLE
) as the time between the reference input signal crossing
+1.5 V and the time that the output reaches the measured high
or low voltage.
INPUT
REFERENCE
SIGNAL
OUTPUT
SIGNAL
t
DISABLED
t
ENABLED
1.5V
V
OH
V
OL
V
IH
V
IL
1.5V
INPUT & OUTPUT VOLTAGE/TIMING REFERENCES
DEVICE LOADING FOR AC MEASUREMENTS
TO
OUTPIN
2pF
+1.5V
I
OL
I
OH
Figure 23. Test Condition Voltage Reference and Device Loading
相關(guān)PDF資料
PDF描述
ADV601LCJST Ultralow Cost Video Codec
ADV7120KP30 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KP50 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KP80 CMOS 80 MHz, Triple 8-Bit Video DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV601LCERAG1266B-0.5 制造商:Analog Devices 功能描述:
ADV601LCJST 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP 制造商:Analog Devices 功能描述:IC VIDEO CODEC
ADV601LCJSTRL 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP T/R
ADV601LCJSTZ 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADV601LCJSTZRL 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*