- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄253905 > AGL030-VQG100 FPGA, 30000 GATES, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | AGL030-VQG100 |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 30000 GATES, PQFP100 |
| 封裝： | 14 X 14MM, 0.50 MM PITCH, VQFP-100 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 234K |
| 代理商： | AGL030-VQG100 |
IGLOO Low Power Flash FPGAs with Flash*Freeze Technology
Pr od uct Br ief
7
Advanced Architecture
The proprietary IGLOO architecture provides granularity
comparable to standard-cell ASICs. The IGLOO device
consists of five distinct and programmable architectural
features (Figure 1 and Figure 2 on page 8):
Flash*Freeze technology
FPGA VersaTiles
Dedicated FlashROM memory
Dedicated SRAM/FIFO memory1
Extensive clock conditioning circuitry (CCC) and
PLLs1
Advanced I/O structure
The FPGA core consists of a sea of VersaTiles. Each
VersaTile can be configured as a three-input logic
function or as a D-flip-flop (with or without enable), or
as a latch, by programming the appropriate Flash switch
interconnections. The versatility of the IGLOO core tile as
either a three-input lookup table (LUT) equivalent or as a
D-flip-flop/latch with enable allows for efficient use of
the FPGA fabric. The VersaTile capability is unique to the
Actel ProASIC families of third generation architecture
Flash FPGAs. VersaTiles are connected with any of the
four levels of routing hierarchy. Flash switches are
distributed
throughout
the
device
to
provide
nonvolatile, reconfigurable interconnect programming.
Maximum core utilization is possible for virtually any
design.
In addition, extensive on-chip programming circuitry
allows for rapid, single-voltage (3.3 V) programming of
the IGLOO devices via an IEEE 1532 JTAG interface.
1. The AGL030 does not support PLL and SRAM.
Note: *Not supported by AGL030
Figure 1 Device Architecture Overview with Two I/O Banks (AGL030, AGL060, and AGL125)
RAM Block
4,608-Bit Dual-Port
SRAM or FIFO Block*
VersaTile
CCC
I/Os
ISP AES
Decryption*
User Nonvolatile
FlashROM
Charge Pumps
Bank 0
Bank
1
Bank
1
Bank
0
Bank
0
Bank 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A3P015-1QN68I | FPGA, 384 CLBS, 15000 GATES, QCC68 |
| A3P015-1QN68 | FPGA, 384 CLBS, 15000 GATES, 350 MHz, QCC68 |
| A3P015-1QNG68I | FPGA, 384 CLBS, 15000 GATES, QCC68 |
| A3P015-1QNG68 | FPGA, 384 CLBS, 15000 GATES, 350 MHz, QCC68 |
| A3P015-2QN68I | FPGA, 384 CLBS, 15000 GATES, QCC68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AGL032-100-300 | 制造商:ROEBUCK 功能描述:JSP GOGGLE FLIP UP WELDERS GRN |
| AGL032-100-600 | 制造商:ROEBUCK 功能描述:JSP GOGGLE FLIP UP WELDERS RED |
| AGL060 | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:IGLOO Low Power Flash FPGAs with Flash*Freeze Technology |
| AGL060V2-CS121 | 功能描述:IC FPGA 1KB FLASH 60K 121-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:IGLOO 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應(yīng)商設(shè)備封裝:289-CSP（14x14） |
| AGL060V2-CS121I | 功能描述:IC FPGA 1KB FLASH 60K 121-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:IGLOO 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應(yīng)商設(shè)備封裝:289-CSP（14x14） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。