參數(shù)資料
型號(hào)： AGL10002-FGG256I
元件分類(lèi)： FPGA
英文描述： FPGA, 1000000 GATES, 200 MHz, PBGA144
封裝： 13 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-144
文件頁(yè)數(shù)： 166/204頁(yè)
文件大?。?/td> 2800K
代理商： AGL10002-FGG256I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)當(dāng)前第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
2- 50
Advanced v0.1
Flash*Freeze Technology and
Low-Power Modes
The
Actel
IGLOO
family
offers
ultra-low
power
consumption in Active and Static modes by utilizing the
unique Flash*Freeze technology.
IGLOO devices offer various power-saving modes that
enable every system to utilize modes that achieve the
lowest total system power.
Low-Power Active capability (static idle) allows for ultra-
low power consumption (from 25 W) while the IGLOO
device is operational in the system by maintaining SRAM,
registers, I/Os, and logic functions.
Flash*Freeze technology provides an ultra-low-power
static mode (Flash*Freeze mode) that retains all SRAM
and register information with rapid recovery to Active
(operating) mode. The mechanism enables the user to
quickly (within 1 s) enter and exit Flash*Freeze mode by
activating the Flash*Freeze (FF) pin while all power
supplies are kept in their original states. In addition, I/Os
and clocks connected to the FPGA can still be driven or
toggling without impact on device power consumption.
While in Flash*Freeze mode, the device retains all core
register states and SRAM information. No power is
consumed by the I/O banks, clocks, JTAG pins, or PLLs,
and the IGLOO device consumes as little as 5 W in this
mode.
Power Conservation Techniques
IGLOO FPGAs provide many ways to conserve power;
however, there are also many design techniques that can
be
used
to
reduce
power
on
the
board.
Actel
recommends that the user tie any unused power supplies
(such as VCCPLL, VCCI, VMV, and VPUMP) and unused I/O
signals to the ground plane.
Using low-voltage CMOS I/O standard signals and the
lowest drive strength will reduce switching and result
with lower power consumption in Active mode.
Low-Power Modes Overview
Table 2-27 summarizes the IGLOO low-power modes that
achieve power consumption reduction when the FPGA or
system is idle.
Table 2-27 IGLOO Power Modes Summary
Mode
VCCI
VCC
Core
Clocks
ULSICC
Macro
To Enter
Mode
To Resume
Operation
Trigger
Active
On
N/A
Initiate clock
None
–
Static
Idle
On
Off
N/A
Stop clock
Initiate clock
External
Flash*Freeze
type 1
On
On
N/A
Assert FF pin
Deassert FF
pin
External
Flash*Freeze
type 2
On
On
Used to
enter
Flash*Freeze
mode
Assert FF pin
and assert
LSICC
Deassert FF
pin
External
Sleep
On
Off
N/A
Shut down
VCC
Turn on VCC
supply
External
Shutdown
Off
N/A
Shut down
VCC and VCCI
supplies
Turn on VCC
and VCCI
supplies
External
Note: External clocks can be left toggling when while the device is in Flash*Freeze mode. Clocks generated by the embedded PLL will be
turned off automatically.
相關(guān)PDF資料
PDF描述
AGL10002-FGG256 FPGA, 1000000 GATES, 200 MHz, PBGA144
AGL10002-FGG484I FPGA, 1000000 GATES, 200 MHz, PBGA484
AGL10002-FGG484 FPGA, 1000000 GATES, 200 MHz, PBGA484
AGL10005-FFG144I FPGA, 1000000 GATES, 250 MHz, PBGA144
AGL10005-FFG144 FPGA, 1000000 GATES, 250 MHz, PBGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGL1000V2-CS144 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL1000V2-CS144ES 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL1000V2-CS144I 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL1000V2-CS144PP 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL1000V2-CS281 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:IGLOO 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27）
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*