- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄294981 > AGL10002-FGG484 FPGA, 1000000 GATES, 200 MHz, PBGA484 PDF資料下載
參數(shù)資料
| 型號(hào)： | AGL10002-FGG484 |
| 元件分類(lèi)： | FPGA |
| 英文描述： | FPGA, 1000000 GATES, 200 MHz, PBGA484 |
| 封裝： | 13 X 13 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-144 |
| 文件頁(yè)數(shù)： | 167/204頁(yè) |
| 文件大?。?/td> | 2800K |
| 代理商： | AGL10002-FGG484 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)當(dāng)前第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
A d v an c ed v0 . 1
2-51
Static (idle) Mode
In Static (idle) mode, none of the clock inputs is
switching, and static power is the only power consumed
by the device. This mode can be achieved by switching
off the incoming clocks to the FPGA benefitting from
reduced power consumption. In addition, I/Os draw only
minimal leakage current. In this mode, embedded SRAM,
I/Os, and registers retain their values so the device can
enter and exit this mode just by switching the clocks on
or off.
If the device embedded PLL is used as the clock source,
Static (idle) mode can easily be entered by pulling LOW
the PLL POWERDOWN pin (active low), which will turn
off the PLL.
Flash*Freeze Mode
IGLOO FPGAs offer an ultra-low static power mode to
reduce power consumption while preserving the state of
the registers and SRAM contents, without switching off
any power supplies, inputs, or input clocks.
Flash*Freeze technology enables the user to switch to
Flash*Freeze mode within 1 s, thus simplifying low-
power design implementation. The Flash*Freeze (FF) pin
(active low) is a dedicated pin used to enter or exit
Flash*Freeze mode directly, or the pin can be routed
internally to the FPGA core to allow the user's logic to
decide if and when it is safe to transition to this mode. If
the FF pin is not used, it can be used as a regular I/O,
benefitting from the inherent low power consumption
of the IGLOO devices.
The FF pin has a built-in glitch filter that ensures spurious
glitches are filtered out to prevent entering or exiting
Flash*Freeze mode accidentally.
There are two ways to use Flash*Freeze mode. In
Flash*Freeze type 1, entering and exiting the mode is
exclusively controlled by the assertion and deassertion of
the FF pin. In Flash*Freeze mode type 2, entering and
exiting the mode is controlled by both the FF pin AND
the user-defined LSICC signal available in the ULSICC
macro.
Refer to Table 2-28 for Flash*Freeze (FF) pin and LSICC
signal assertion and deassertion values.
Flash*Freeze Type 1: Control by
Dedicated Flash*Freeze Pin
The device will enter Flash*Freeze mode 1 s after the
dedicated FF pin is asserted, and returns to normal
operation when the FF pin is deasserted (Figure 2-37). In
this mode, FF pin assertion or deassertion is the only
condition
that
determines
entering
or
exiting
Flash*Freeze mode after 1 s. This mode is implemented
by enabling Flash*Freeze mode (default setting) in the
Compile option of the Actel Designer software.
The FF pin threshold voltages are defined by VCCI and the
supported
single-ended
I/O
standard
in
the
corresponding I/O bank. Figure 2-37 shows the concept
of FF pin control in Flash*Freeze mode type 1.
Figure 2-38 on page 2-52 shows the timing diagram for
entering and exiting Flash*Freeze mode type 1.
Table 2-28 Flash*Freeze Mode Type 1 and Type 2 – Signal
Assertion and Deassertion Values
Signal
Assertion Value
Deassertion
Value
Flash*Freeze (FF) pin
Logic '0'
Logic '1'
LSICC signal
Logic '1'
Logic '0'
Notes:
1. The Flash*Freeze (FF) pin is an active low signal and LSICC is
an active high signal.
2. LSICC signal is used only in Flash*Freeze mode type 2.
Figure 2-37 IGLOO Flash*Freeze Mode Type 1 – Controlled by the Flash*Freeze Pin
FF Signal
Flash*Freeze
Mode Control
Flash*Freeze (FF) Pin
Flash*Freeze
Technology
Actel IGLOO
FPGA
Flash*Freeze
Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AGL10005-FFG144I | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FFG144 | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FFG256I | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FFG256 | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FFG484I | FPGA, 1000000 GATES, 250 MHz, PBGA484 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AGL1000V2-CS144 | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144ES | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144I | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144PP | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS281 | 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:IGLOO 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門(mén)數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。