Revision 17 2-79 1.2 V DC Core Voltage Table 2-104 RAM4K9 Commercial-Case Conditi" />
參數(shù)資料
型號: AGLN020V5-QNG68
廠商: Microsemi SoC
文件頁數(shù): 146/150頁
文件大?。?/td> 0K
描述: IC FPGA 20K 1.5V 68QFN
標(biāo)準(zhǔn)包裝: 260
系列: IGLOO nano
邏輯元件/單元數(shù): 520
輸入/輸出數(shù): 49
門數(shù): 20000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -20°C ~ 70°C
封裝/外殼: 68-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 68-QFN(8x8)
其它名稱: 1100-1127
IGLOO nano Low Power Flash FPGAs
Revision 17
2-79
1.2 V DC Core Voltage
Table 2-104 RAM4K9
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Parameter
Description
Std.
Units
tAS
Address setup time
1.28
ns
tAH
Address hold time
0.25
ns
tENS
REN, WEN setup time
1.25
ns
tENH
REN, WEN hold time
0.25
ns
tBKS
BLK setup time
2.54
ns
tBKH
BLK hold time
0.25
ns
tDS
Input data (DIN) setup time
1.10
ns
tDH
Input data (DIN) hold time
0.55
ns
tCKQ1
Clock HIGH to new data valid on DOUT (output retained, WMODE = 0)
5.51
ns
Clock HIGH to new data valid on DOUT (flow-through, WMODE = 1)
4.77
ns
tCKQ2
Clock HIGH to new data valid on DOUT (pipelined)
2.82
ns
tC2CWWL1
Address collision clk-to-clk delay for reliable write after write on same address;
applicable to closing edge
0.30
ns
tC2CRWH1
Address collision clk-to-clk delay for reliable read access after write on same address;
applicable to opening edge
0.89
ns
tC2CWRH1
Address collision clk-to-clk delay for reliable write access after read on same address;
applicable to opening edge
1.01
ns
tRSTBQ
RESET LOW to data out LOW on DOUT (flow-through)
3.21
ns
RESET LOW to data out LOW on DO (pipelined)
3.21
ns
tREMRSTB
RESET removal
0.93
ns
tRECRSTB
RESET recovery
4.94
ns
tMPWRSTB RESET minimum pulse width
1.18
ns
tCYC
Clock cycle time
10.90
ns
FMAX
Maximum frequency
92
MHz
Notes:
1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.
相關(guān)PDF資料
PDF描述
VI-B64-CY-F3 CONVERTER MOD DC/DC 48V 50W
ATFC-0402-1N3-BT INDUCTOR THIN FILM 1.3NH 0402
2-1624113-3 INDUCTOR 3.3NH 5% 0805
TAP107K010CRW CAP TANT 100UF 10V 10% RADIAL
VI-B5B-CY-F2 CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLN020V5-QNG68I 功能描述:IC FPGA NANO 1KB 20K 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN020V5-UCG81 功能描述:IC FPGA 20K 1.5V UCG81 RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
AGLN020V5-UCG81I 功能描述:IC FPGA NANO 1KB 20K 81-UCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN030V2-ZCSG81 功能描述:IC FPGA NANO 1KB 30K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN030V2-ZCSG81I 功能描述:IC FPGA NANO 1KB 30K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)