參數(shù)資料
型號(hào): AGLN250V2-FVQG100
元件分類: FPGA
英文描述: FPGA, PQFP100
封裝: 14 X 14 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, VQFP-100
文件頁數(shù): 44/114頁
文件大?。?/td> 3991K
代理商: AGLN250V2-FVQG100
IGLOO nano DC and Switching Characteristics
Ad vance v0.2
2-21
Applies to IGLOO nano at 1.5 V Core Operating Conditions
Applies to IGLOO nano at 1.2 V Core Operating Conditions
Table 2-24 Summary of I/O Timing Characteristics—Software Default Settings
STD Speed Grade, Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 3.0 V
I/O
Stand
a
rd
D
ri
v
e
St
re
n
g
th
(m
A)
Slew
Rate
Capacitive
Load
(pF)
t DO
UT
t DP
t DI
N
t PY
t PYS
t EO
UT
t ZL
t ZH
t LZ
t HZ
Unit
s
3.3 V LVTTL /
3.3 V LVCMOS
8 mA
High
5 pF
0.97
1.96
0.19
0.85
1.14
0.66
1.73
1.32
2.04
2.38
ns
3.3 V LVCMOS
Wide Range
Any 1
High
5 pF
TBD
2.5 V LVCMOS
8 mA
High
5 pF
0.97
1.99
0.19
1.06
1.22
0.66
1.76
1.42
2.04
2.25
ns
1.8 V LVCMOS
4 mA
High
5 pF
0.97
2.30
0.19
0.99
1.43
0.66
2.01
1.64
2.08
2.15
ns
1.5 V LVCMOS
2 mA
High
5 pF
0.97
2.65
0.19
1.15
1.62
0.66
2.31
1.85
2.13
2.11
ns
Notes:
1. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range, as specified in the JESD8-B
specification.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-25 Summary of I/O Timing Characteristics—Software Default Settings
STD Speed Grade, Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V,
Worst-Case VCCI = 3.0 V
I/O
St
andar
d
Drive
St
re
ngth
(mA)
Slew
Ra
te
Ca
pa
ci
ti
ve
Loa
d
(pF)
t DO
U
T
t DP
t DI
N
t PY
)
t PYS
t EO
U
T
t ZL
t ZH
t LZ
t HZ
Unit
s
3.3 V LVTTL /
3.3 V LVCMOS
8 mA
High
5 pF
1.55
2.81
0.26
0.99
1.14
1.10
2.53
2.01
2.48
3.10
ns
3.3 V LVCMOS
Wide Range
Any 1
High
5 pF
TBD
ns
2.5 V LVCMOS
8 mA
High
5 pF
1.55
2.82
0.26
1.20
1.22
1.10
2.53
2.15
2.46
2.93
ns
1.8 V LVCMOS
4 mA
High
5 pF
1.55
3.11
0.26
1.12
1.43
1.10
2.76
2.46
2.49
2.75
ns
1.5 V LVCMOS
2 mA
High
5 pF
1.55
3.50
0.26
1.26
1.62
1.10
3.09
2.76
2.53
2.67
ns
1.2 V LVCMOS
1 mA
High
5 pF
1.55
4.47
0.26
1.56
1.66
1.10
3.56
3.18
3.00
3.25
ns
1.2 V LVCMOS
Wide Range
100 A High
5 pF
TBD
ns
Notes:
1. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range, as specified in the JESD8-B
specification.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相關(guān)PDF資料
PDF描述
AGLN250V2-QN100I FPGA, PBCC100
AGLN250V2-QN100 FPGA, PBCC100
AGLN250V2-QNG100I FPGA, PBCC100
AGLN250V2-QNG100 FPGA, PBCC100
AGLN250V2-ZFVQ100 FPGA, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLN250V2-QNG100I 制造商:Microsemi Corporation 功能描述:FPGA IGLOO NANO FAMILY 250K GATES 130NM (CMOS) TECHNOLOGY 1. - Trays
AGLN250V2-VQ100 功能描述:IC FPGA NANO 1KB 250K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN250V2-VQ100I 功能描述:IC FPGA NANO 1KB 250K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN250V2-VQG100 功能描述:IC FPGA 250K 1.2-1.5V 100VTQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
AGLN250V2-VQG100I 功能描述:IC FPGA NANO 1KB 250K 100VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)