- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294984 > AGLP060V2-CSG289 FPGA, 1584 CLBS, 60000 GATES, PBGA289 PDF資料下載
參數(shù)資料
| 型號： | AGLP060V2-CSG289 |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1584 CLBS, 60000 GATES, PBGA289 |
| 封裝： | 14 X 14 MM, 1.2 MM HEIGHT, 0.8 MM PITCH, ROHS COMPLIANT, CSP-289 |
| 文件頁數(shù)： | 27/128頁 |
| 文件大?。?/td> | 4383K |
| 代理商： | AGLP060V2-CSG289 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Datasheet Information
4- 2
R ev isio n 1 1
Revision 11 (continued) The values in the following tables were updated. 3.3 V LVCMOS and 1.2 V
LVCMOS wide range were added to the tables where applicable.
A table note was added to Table 2-16 Different Components Contributing to the
Devices stating the value for PDC4 is the minimum contribution of the PLL when
operating at lowest frequency.
2-11,
Table 2-29 I/O Weak Pull-Up/Pull-Down Resistances was revised, including
addition of 3.3 V and 1.2 V LVCMOS wide range. The notes defining RWEAK PULL-
UP-MAX and RWEAK PULLDOWN-MAX were revised (SAR 21348).
Table 2-30 I/O Short Currents IOSH/IOSL was revised to include data for 3.3 V
and 1.2 V LVCMOS wide range (SAR 79353 and SAR 79366).
Table 2-31 Duration of Short Circuit Event before Failure was revised to change
the maximum temperature from 110°C to 100°C, with an example of six months
instead of three months (SAR 26259).
The tables in the "Single-Ended I/O Characteristics" section were updated. Notes
clarifying IIL and IIH were added.
Tables for 3.3 V LVCMOS and 1.2 V LVCMOS wide range were added (SAR
79370,
SAR 79353, and SAR 79366).
Notes in the wide range tables state that the minimum drive strength for any
LVCMOS 3.3 V (or LVCMOS 1.2 V) software configuration when run in wide
range is ±100 A. Drive strength displayed in the software is supported for
normal range only. For a detailed I/V curve, refer to the IBIS models (SAR
25700).
The following sentence was deleted from the "2.5 V LVCMOS" section: It uses a
5 V–tolerant input buffer and push-pull output buffer (SAR 24916).
Enable Register" section were updated. The tables in the
Characteristics" section were updated.
through
Revision
Changes
Page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AGLP060V2-VQ176I | FPGA, 1584 CLBS, 60000 GATES, PQFP176 |
| AGLP060V2-VQ176 | FPGA, 1584 CLBS, 60000 GATES, PQFP176 |
| AGLP060V2-VQG176I | FPGA, 1584 CLBS, 60000 GATES, PQFP176 |
| AGLP060V2-VQG176 | FPGA, 1584 CLBS, 60000 GATES, PQFP176 |
| AGLP060V2CS201I | FPGA, 1584 CLBS, 60000 GATES, PBGA201 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AGLP060-V2CSG289ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology |
| AGLP060-V2CSG289I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology |
| AGLP060V2-CSG289I | 功能描述:IC FPGA IGLOO PLUS 60K 289-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:IGLOO PLUS 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA（17x17） |
| AGLP060-V2CSG289PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology |
| AGLP060-V2FCS289 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology |
發(fā)布緊急采購，3分鐘左右您將得到回復。