
Preliminary Data Sheet
November 2003
AGR21180E
180 W, 2.110 GHz—2.170 GHz, N-Channel E-Mode, Lateral MOSFET
Introduction
The AGR21180E is a high-voltage, gold-metalized,
laterally diffused metal oxide semiconductor
(LDMOS) RF power transistor suitable for wideband
code division multiple access (W-CDMA), single and
multicarrier class AB wireless base station power
amplifier applications.
Figure 1. Available Packages
Features
I Typical performance for two carrier 3GPP
W-CDMA systems. F1 = 2135 MHz and
F2 = 2145 MHz with 3.84 MHz channel bandwidth
(BW), adjacent channel BW = 3.84 MHz at
F1 – 5 MHz and F2 + 5 MHz. Third-order distortion
is measured over 3.84 MHz BW at F1 – 10 MHz
and F2 + 10 MHz. Typical peak-to-average (P/A)
ratio of 8.5 dB at 0.01% (probability) CCDF:
— Output power: 38 W.
— Power gain: 14 dB.
— Efficiency: 26%.
— IM3: –36 dBc.
— ACPR: –39 dBc.
— Return loss: –12 dB.
I High-reliability, gold-metalization process.
I Hot carrier injection (HCI) induced bias drift of <5%
over 20 years.
I Internally matched.
I High gain, efficiency, and linearity.
I Integrated ESD protection.
I Device can withstand a 10:1 voltage standing wave
ratio (VSWR) at 28 Vdc, 2140 MHz, 180 W output
power pulsed 4 s at 10% duty.
I Large signal impedance parameters available.
Table 1. Thermal Characteristics
Table 2. Absolute Maximum Ratings*
* Stresses in excess of the absolute maximum ratings can cause
permanent damage to the device. These are absolute stress rat-
ings only. Functional operation of the device is not implied at
these or any other conditions in excess of those given in the
operational sections of the data sheet. Exposure to absolute
maximum ratings for extended periods can adversely affect
device reliability.
Table 3. ESD Rating*
* Although electrostatic discharge (ESD) protection circuitry has
been designed into this device, proper precautions must be
taken to avoid exposure to ESD and electrical overstress (EOS)
during all handling, assembly, and test operations. Agere
employs a human-body model (HBM), a machine model (MM),
and a charged-device model (CDM) qualification requirement in
order to determine ESD-susceptibility limits and protection
design evaluation. ESD voltage thresholds are dependent on the
circuit parameters used in each of the models, as defined by
JEDEC's JESD22-A114B (HBM), JESD22-A115A (MM), and
JESD22-C101A (CDM) standards.
Caution: MOS devices are susceptible to damage from elec-
trostatic charge. Reasonable precautions in han-
dling and packaging MOS devices should be
observed.
AGR21180EU (unflanged)
AGR21180EF (flanged)
375D–03, STYLE 1
Parameter
Sym
Value
Unit
Thermal Resistance,
Junction to Case:
AGR21180EU
AGR21180EF
R
θJC
R
θJC
0.35
°C/W
Parameter
Sym
Value
Unit
Drain-source Voltage
VDSS
65
Vdc
Gate-source Voltage
VGS
–0.5, 15
Vdc
Total Dissipation at TC = 25 °C:
AGR21180EU
AGR21180EF
PD
500
W
Derate Above 25
°C:
AGR21180EU
AGR21180EF
—
2.86
W/°C
Operating Junction Tempera-
ture
TJ
200
°C
Storage Temperature Range
TSTG –65, 150
°C
AGR21180E
Minimum (V)
Class
HBM
500
1B
MM
50
A
CDM
1000
4