
ASAHI K ASEI [AK2548A]
MS0021-E-00 2000/7
19
REGISTER DESCRIPTION
REGISTER MAP
*A7-A4 in the parallel interface mode and A6-A4 in the serial interface mode are “don’t care”.
Address
A3
A2
A1
A0
Bit7
<AD7>
<AD6>
<AD5>
Status Register (READ ONLY)
0
0
0
0
LOS7
(1)
(1)
(1)
0
0
0
1
LOTC7
(1)
(1)
(1)
Mask Control Register (WRITE/READ)
0
0
1
0
MLOS7
(1)
(1)
(1)
0
0
1
1
MLOTC7
(1)
(1)
(1)
Latched Status Register(READ ONLY)
0
1
0
0
LLOS7
(1)
(1)
(1)
0
1
0
1
LLOTC7
(1)
(1)
(1)
Channel Control Register (WRITE/READ)
0
1
1
0
LOSAIS
1(0)
(0)
(0)
0
1
1
1
LOSAIS
2(0)
(0)
(0)
1
0
0
0
LOSAIS
3(0)
(0)
(0)
1
0
0
1
LOSAIS
4(0)
(0)
(0)
1
0
1
0
LOSAIS
5(0)
(0)
(0)
1
0
1
1
LOSAIS
6(0)
(0)
(0)
1
1
0
0
LOSAIS
7(0)
(0)
(0)
Function
Bit4
<AD4>
Bit6
Bit5
Bit3
<AD3>
Bit2
<AD2>
Bit1
<AD1>
Bit0
<AD0>
LOS6
LOS5
LOS4
(1)
LOTC4
(1)
LOS3
(1)
LOTC3
(1)
LOS2
(1)
LOTC2
(1)
LOS1
(1)
LOTC1
(1)
0
LOTC6
LOTC5
LOMC
(1)
MLOS6
MLOS5
MLOS4
(1)
MLOTC4
(1)
MLOS3
(1)
MLOTC3
(1)
MLOS2
(1)
MLOTC2
(1)
MLOS1
(1)
MLOTC1
(1)
RDEN
(0)
MLOMC
(1)
MLOTC6
MLOTC5
LLOS6
LLOS5
LLOS4
(1)
LLOTC4
(1)
LLOS3
(1)
LLOTC3
(1)
LLOS2
(1)
LLOTC2
(1)
LLOS1
(1)
LLOTC1
(1)
0
LLOTC6
LLOTC5
LLOMC
(1)
TAOS1
EC1
RLOOP1
(0)
RLOOP2
(0)
RLOOP3
(0)
RLOOP4
(0)
RLOOP5
(0)
RLOOP6
(0)
RLOOP7
(0)
LLOOP1
(0)
LLOOP2
(0)
LLOOP3
(0)
LLOOP4
(0)
LLOOP5
(0)
LLOOP6
(0)
LLOOP7
(0)
POLN1
(1)
POLN2
(1)
POLN3
(1)
POLN4
(1)
POLN5
(1)
POLN6
(1)
POLN7
(1)
MSK 1
(1)
MSK 2
(1)
MSK 3
(1)
MSK 4
(1)
MSK 5
(1)
MSK 6
(1)
MSK 7
(1)
PD1
(1)
PD2
(1)
PD3
(1)
PD4
(1)
PD5
(1)
PD6
(1)
PD7
(1)
TAOS2
EC2
TAOS3
EC3
TAOS4
EC4
TAOS5
EC5
TAOS6
EC6
TAOS7
EC7
*Other address is reserved.
* Initial value is in ( ).
* “ <>” show I/O pin name. Address A0-A3 should be input via AD0-AD3 pins.
*In case you use the INT, please readout the latched register and release the register mask after
RESET.