- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362208 > AL4CS231 (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO PDF資料下載
參數(shù)資料
| 型號(hào)： | AL4CS231 |
| 英文描述： | (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO |
| 中文描述： | （512 X9熱賣(mài)。經(jīng)銷(xiāo)商X9熱賣(mài)。2k X9熱賣(mài)。4K的X9熱賣(mài)。8K的X9熱賣(mài)）同步FIFO |
| 文件頁(yè)數(shù)： | 7/25頁(yè) |
| 文件大小： | 2044K |
| 代理商： | AL4CS231 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
AL4CS211/AL4CS221/AL4CS231/AL4CS241/AL4CS251
AL4CS211/AL4CS221/AL4CS231/AL4CS241/AL4CS251
December 14, 2001
7
7.0 Pin Definition and Description
The pin-out definition and function are described as following:
Write Bus Signals
Pin
Symbol
Pin no.
D[8:0]
Data Inputs [26:32], 1,
2
/WEN1 Write Enable 24
Pin name
TQFP
PLCC
Pin no.
[30:32],
[1:6]
28
I/O
Typ
I
Description
9-bit input data bus.
I
/WEN1 is the only Write Enable pin, if FIFO is
configured to support programmable flags.
When /WEN1 is LOW, data is written into the
FIFO on every rising edge of WCLK. If the
FIFO is configured to have two write enables,
/WEN1 must be LOW and WEN2 must be
HIGH to write data into the FIFO. When FIFO
is full (/FF = LOW), data will not be written
into FIFO.
The FIFO is configured at the Reset to either
have two write enables or support
programmable flags. If Write Enable 2<Load>
(WEN2</LD>) is HIGH at Reset (/RS =
LOW), this pin will operate as a second Write
Enable pin. If Write Enable 2<Load>
(WEN2</LD>) is LOW at Reset (/RS = LOW),
the FIFO is configured to support
programmable flags function and /WEN1 is the
only Write Enable pin.
Data is written into the FIFO on a rising edge of
WCLK when the Write Enable(s) are asserted.
Data will not be written into FIFO if /FF is not
LOW.
WEN2
</LD>
Write Enable 22
26
I
WCLK
Write Clock 23
27
I
Read Bus Signals
Pin
symbol
Q[8:0]
Data Outputs [21:12]
Pin name
TQFP
Pin no.
PLCC
Pin no.
[24:16]
I/O
typ
O 9-bit output data bus.
Description
/REN1
Read Enable 6
10
I
When both /REN1 and /REN2 are LOW, data is
read from the FIFO on every rising edge of
RCLK. Data will not be read from the FIFO if
the /EF is LOW.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AL4CS241 | (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO |
| AL4CS251 | (512 x9. 1k x9. 2k x9. 4k x9. 8k x9) Synchronous FIFO |
| ALA110-SERIES | ASIC |
| ALA201 | ASIC |
| ALA202 | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AL4CS235 | 制造商:AVERLOGIC 制造商全稱(chēng):AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
| AL4CS241 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Synchronous FIFO |
| AL4CS245 | 制造商:AVERLOGIC 制造商全稱(chēng):AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
| AL4CS251 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Synchronous FIFO |
| AL4CX263 | 制造商:AVERLOGIC 制造商全稱(chēng):AVERLOGIC 功能描述:16K/32K/64K/128K x9, 8K/16K/32K/64K x18 Synchronous FIFO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。