- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366446 > AM29LL800BT-200EI (ADVANCED MICRO DEVICES INC) 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號： | AM29LL800BT-200EI |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | PROM |
| 英文描述： | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| 中文描述： | 1M X 8 FLASH 2.2V PROM, 200 ns, PDSO48 |
| 封裝： | TSOP-48 |
| 文件頁數(shù)： | 7/40頁 |
| 文件大?。?/td> | 534K |
| 代理商： | AM29LL800BT-200EI |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Am29LL800B
7
A D V A N C E I N F O R M A T I O N
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register it-
self does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function of
the device. Table 1 lists the device bus operations, the
inputs and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Am29LL800B Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 10.0
±
0.5 V, X = Don’t Care, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. Addresses are A18:A0 in word mode (BYTE# = V
IH
), A18:A-1 in byte mode (BYTE# = V
IL
).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector
Protection/Unprotection” section.
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins DQ15–DQ0 operate in the byte or word configura-
tion. If the BYTE# pin is set at logic ‘1’, the device is in
word configuration, DQ15–DQ0 are active and con-
trolled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ0–DQ7 are ac-
tive and controlled by CE# and OE#. The data I/O pins
DQ8–DQ14 are tri-stated, and the DQ15 pin is used as
an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE# should
remain at V
IH
. The BYTE# pin determines whether the
device outputs array data in words or bytes.
The internal state machine is set for reading array
data upon device power-up, or after a hardware reset.
This ensures that no spurious alteration of the mem-
ory content occurs during the power transition. No
command is necessary in this mode to obtain array
data. Standard microprocessor read cycles that as-
sert valid addresses on the device address inputs pro-
duce valid data on the device data outputs. The device
remains enabled for read access until the command
register contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to Figure 14 for the timing diagram. I
CC1
in
the DC Characteristics table represents the active cur-
rent specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
Operation
CE#
L
L
V
CC
±
0.3 V
L
X
OE# WE# RESET#
L
H
H
L
Addresses
(Note 1)
A
IN
A
IN
DQ0–
DQ7
D
OUT
D
IN
DQ8–DQ15
BYTE#
= V
IH
D
OUT
D
IN
BYTE#
= V
IL
Read
Write
H
H
DQ8–DQ14 = High-Z,
DQ15 = A-1
Standby
X
X
V
CC
±
0.3 V
H
L
X
High-Z
High-Z
High-Z
Output Disable
Reset
H
X
H
X
X
X
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
Sector Protect (Note 2)
L
H
L
V
ID
Sector Addresses,
A6 = L, A1 = H,
A0 = L
Sector Addresses,
A6 = H, A1 = H,
A0 = L
A
IN
D
IN
,
D
OUT
X
X
Sector Unprotect (Note 2)
L
H
L
V
ID
D
IN
,
D
OUT
X
X
Temporary Sector Unprotect
X
X
X
V
ID
D
IN
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am29LL800BT-200EIB | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| AM29LL800BT-200FC | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| Am29LL800BT-200FCB | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| AM29LL800BT-200FI | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
| Am29LL800BT-200FIB | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV001BB-45REIT | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 1MBIT 128KX8 45NS 32TSOP - Tape and Reel |
| AM29LV001BB-55JC | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 1M-Bit 128K x 8 55ns 32-Pin PLCC |
| AM29LV001BB-70ED | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 1MBIT 128KX8 70NS 32TSOP - Trays |
| AM29LV001BB-90JD | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 1MBIT 128KX8 90NS 32PLCC - Rail/Tube |
| AM29LV001BT-55ED | 制造商:Spansion 功能描述:1M (128KX8) 3V, BOOT BLOCK, TOP, TSOP32, COM - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。