- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362278 > AM50DL9608G 90NS, SOIC, IND TEMP(EEPROM) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM50DL9608G |
| 英文描述： | 90NS, SOIC, IND TEMP(EEPROM) |
| 中文描述： | 64兆（4米× 16位）和32Mb（2米× 16位）和8兆（為512k × 16位），偽靜態(tài)存儲(chǔ)器（初步） |
| 文件頁(yè)數(shù)： | 9/70頁(yè) |
| 文件大小： | 1042K |
| 代理商： | AM50DL9608G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
8
Am50DL9608G
May 19, 2003
P R E L I M I N A R Y
PIN DESCRIPTION
A18–A0
= 19 Address Inputs (Common)
A21–A19, A-1 = 4 Address Inputs (Flash)
DQ15–DQ0
= 16 Data Inputs/Outputs (Common)
CE#f1
= Flash Chip Enable 1
(Am29DL640G)
CE#f2
= Flash Chip Enable 2
(Am29DL320G)
CE#1s
= Pseudo SRAM Chip Enable 1
CE2s
= Pseudo SRAM Chip Enable 2
OE#
= Output Enable (Common)
WE#
= Write Enable (Common)
RY/BY#
= Ready/Busy Output
UB#s
= Upper Byte Control (Pseudo SRAM)
LB#s
= Lower Byte Control (Pseudo SRAM)
RESET#
= Hardware Reset Pin, Active Low
WP#/ACC
= Hardware Write Protect/
Acceleration Pin (Flash)
V
CC
f
= Flash 3.0 volt-only single power sup-
ply (see Product Selector Guide for
speed options and voltage supply
tolerances)
V
CC
s
V
SS
NC
= Pseudo SRAM Power Supply
= Device Ground (Common)
= Pin Not Connected Internally
LOGIC SYMBOL
19
16
DQ15–DQ0
A18–A0
CE#f1
OE#
WE#
RESET#
UB#s
RY/BY#
WP#/ACC
A21–A19
LB#s
CE1#s
CE2s
CE#f2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM50DL128BG | Am50DL128BG - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM50DL128CG | 2 x 64 Mbit (8 M x 8-Bit/4 M x 16-Bit) CMOS and 64 Mbit (2 M x 16-Bit) Pseudo Static RAM (Preliminary) |
| AM50DL128CH | Am50DL128CH - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM52-0001 | 1.2 W High Efficiency Power Amplifier 800 - 960 MHz |
| AM52-0001SMB | 1.2 W High Efficiency Power Amplifier 800 - 960 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM50DL9608GB70IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and 8 Mbit |
| AM50DL9608GB70IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and 8 Mbit |
| AM50DL9608GB75IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and 8 Mbit |
| AM50DL9608GB75IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and 8 Mbit |
| AM50DL9608GT70IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and 8 Mbit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。