參數(shù)資料
型號: Am53CF96KCW
廠商: Advanced Micro Devices, Inc.
英文描述: Enhanced SCSI-2 Controller (ESC)
中文描述: 增強(qiáng)型SCSI - 2控制器(調(diào)速器)
文件頁數(shù): 29/76頁
文件大?。?/td> 735K
代理商: AM53CF96KCW
P R E L I M I N A R Y
AMD
29
Am53CF94/Am53CF96
Deassertion Delay
REQ/ACK
Input CLK Cycles
Default – 0 cycles
1/2 cycle early
1 cycle delay
1/2 cycle delay
Default – 0 cycles
1/2 cycle delay
1 cycle delay
1 1/2 cycles delay
SOFREG FASTCLK
Bits 7:6 Ctrl 3, Bit 3
00
01
10
11
00
01
10
11
0
0
0
0
1
1
1
1
SOFREG – Bits 5:4 – RAA 1:0
These bits may be programmed to control the assertion
delay of the
REQ
and
ACK
signals during synchronous
transfers. Unlike deassertion delay, assertion delay is
independent of the FASTCLK setting.
Assertion Delay
REQ/ACK
Input CLK Cycles
Default – 0 cycles
1/2 cycle delay
1 cycle delay
1 1/2 cycles delay
SOFREG
Bits 5:4
00
01
10
11
SOFREG – Bits 3:0 – SO 3:0 – Synchronous
Offset 3:0
The SO 3:0 bits are the binary coded value of the num-
ber of bytes that can be sent to (or received from) the
SCSI bus without an
ACK
(or
REQ
) signal. A zero value
designates Asynchronous xfer, while a non-zero value
designates the number of bytes for synchronous
transfer.
Control Register One (08H) Read/Write
Control Register One
CNTLREG1
Address: 08
H
Type: Read/Write
7
6
5
4
3
2
1
0
ETM
DISR
PTE
PERE
STE
CID2
CID1
CID0
0
0
0
0
0
x
x
x
Disable Interrupt on SCSI Reset
Extended Timing Mode
Parity Test Enable
Parity Error Reporting Enable
Self Test Enable
Chip ID 2:0
17348B-28
The Control Register 1 (CNTLREG1) sets up the device
with various operating parameters.
CNTLREG1 – Bit 7 – ETM – Extended Timing Mode
Enabling this feature will increase the minimum setup
time for data being transmitted on the SCSI bus. This bit
should only be set if the external cabling conditions pro-
duce SCSI timing violations. FASTCLK operation is
unaffected by this feature.
CNTLREG1 – Bit 6 – DISR – Disable Interrupt on
SCSI Reset
The DISR bit masks the reporting of the SCSI reset.
When the DISR bit is set and a SCSI reset is asserted,
the device will disconnect from the SCSI bus and remain
idle without interrupting the host processor. When the
DISR bit is reset and a SCSI reset is asserted the device
will respond by interrupting the host processor. The
DISR bit is reset to zero by a hard or soft reset.
CNTLREG1 – Bit 5 – PTE – Parity Test Enable
The PTE bit is for test use only. When the PTE bit is set
the parity on the output (SCSI or host processor) bus is
forced to the value of the MSB (bit 7) of the output data
from the internal FIFO. This allows parity errors to be
created to test the hardware and software. The PTE bit
is reset to zero by a hard or soft reset. This bit should not
be set in normal operation.
CNTLREG1 – Bit 4 – PERE – Parity Error Report-
ing Enable
The PERE bit enables the checking and reporting of par-
ity errors on incoming SCSI bytes during the information
transfer phase. When the PERE bit set and bad parity is
detected, the PE bit in the STATREG is will be set but an
interrupt will not be generated. In the Initiator mode the
ATN
signal will also be asserted on the SCSI bus. When
相關(guān)PDF資料
PDF描述
AM545LS374A 8-Bit Registers with Three-State Outputs
AM545LS534 8-Bit Registers with Three-State Outputs
AM745LS374A 8-Bit Registers with Three-State Outputs
AM745LS534 8-Bit Registers with Three-State Outputs
AM54S350 RESISTOR-SMD (1/16W,1%,0603)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM5400N 制造商:ANALOGPOWER 制造商全稱:ANALOGPOWER 功能描述:N-Channel 100-V (D-S) MOSFET
AM-540-EUR 制造商:Amprobe 功能描述: 制造商:Amprobe Test Tools 功能描述: 制造商:Amprobe Test Tools 功能描述:MULTIMETER DIGITAL HANDHELD 制造商:Amprobe Test Tools 功能描述:MULTIMETER, DIGITAL, HANDHELD 制造商:Amprobe Test Tools 功能描述:AM-540-EUR DIGITAL MULTIMETER
AM-5412CAR 功能描述:SOLAR CELL AM 50.1MM X 33.1MM RoHS:是 類別:傳感器,轉(zhuǎn)換器 >> 太陽能電池 系列:Amorton 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 輸出電壓:* 工作溫度:* 電流短路 (Isc):* 封裝/外殼:-
AM-5413CAR 制造商:Panasonic Industrial Company 功能描述:Amorphos.Si Solar cell,Outer,2.2V-16.7mA
AM-5416 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Amorphous Solar Cell Amorton