- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C981 (Advanced Micro Devices, Inc.) Integrated Multiport Repeater Plus⑩ (IMR+⑩) PDF資料下載
參數(shù)資料
| 型號： | AM79C981 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| 中文描述： | 綜合多端中繼器加⑩（死亡率⑩） |
| 文件頁數(shù)： | 18/40頁 |
| 文件大小： | 347K |
| 代理商： | AM79C981 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AMD
PRELIMINARY
1–88
Am79C981
P Partitioning Status. This bit is 0 if the AUI port is
partitioned and 1 if connected.
B Bit Rate Error. This bit is set to 1 if there has been
an instance of FIFO Overflow or Underflow,
caused by data received at the AUI port. This bit is
cleared when the status is read.
S SQE Test Status. This bit is set to 1 if SQE Test is
detected by the IMR+ chip. This bit is cleared
when the status is read. A MAU attached to a re-
peater must have SQE Test disabled. This bit is
set even if the AUI port is disabled or partitioned.
L Loop Back Error. The MAU attached to the AUI is
required to loopback data transmitted to DO onto
the DI circuit. If loopback carrier is not detected by
the IMR+ device, then this bit is set to 1 to report
this condition. This bit is cleared when the status is
read. For a repeater this is the only indication of a
broken or missing MAU.
Alternate AUI Port Status
SI data:
10001111
SO data:
PBSL0000
There are three further variations of the above com-
mand, allowing selective clearing of a combination of B,
S, and L bits. They are primarily included for use by the
HIMIB chip. These are:
Alternative 1.
SI data:
SO data:
B is not cleared. S and L are cleared.
10001011
PBSL0000
Alternative 2.
SI data:
SO data:
S and L are not cleared. B is cleared.
10001101
PBSL0000
Alternative 3.
SI data:
SO data:
None of S, B and L are cleared.
10001001
PBSL0000
TP Port Partitioning Status
SI data:
SO data:
10000000
P7.................P0
Pn = 0
TP port n partitioned
Pn = 1
TP port n connected
The partitioning Status of all eight TP ports are ac-
cessed by this command. If a port is disabled, reading it
partitioning status will indicate that it is connected.
Bit Rate Error Status of TP Ports
SI data:
SO data:
10100000
E7...............E0
This allows a single command to be used to report Bit
Rate Error condition (FIFO Overflow or Underflow) of all
Twisted Pair ports. The 8 bits of the output pattern corre-
spond to each of the 8 TP ports, with least significant bit
corresponding to port 0.
The status bit for a port is set to 1 if there has been an
instance when data received from that port has caused
a FIFO error.
All status bits stay set until the status is read.
Link Test Status of TP Ports
SI data:
SO data:
11010000
L7...............L0
Ln = 0
Ln = 1
TP Port n in Link Test Fail
TP Port n in Link Test Pass
The Link Test Status of all eight TP ports are accessed
by this command. A disabled port continues to report
correct Link Test Status. Re-enabling a disabled port
causes the port to be placed into Link Test Fail state.
This ensures that packet fragments received on the port
are not repeated to the rest of the network.
Receive Polarity Status of TP Ports
SI data:
SO data:
11100000
P7...............P0
Pn = 0
Pn = 1
TP Port n Polarity Correct
TP Port n Polarity Reversed
The statuses of all eight TP port polarities are accessed
with this command. The IMR+ chip has the ability to de-
tect and correct reversed polarity on the TP ports’
RXD+/– pins. If the polarity is detected as reversed for a
TP port, then the IMR+ chip will set the appropriate bit in
this command’s result byte only if the Polarity Reversal
Function is enabled for that port.
MJLP Status
SI data:
SO data:
11110000
M00000000
Each IMR+ chip contains an independent MAU Jabber
Lock Up Protection Timer. The timer is designed to in-
hibit the IMR+ device transmit function, if it has been
transmitting continuously for more than 65536 Bit
Times. The MJLP Status bit (M) is set to 1 if this
happens. This bit remains set and is only cleared when
the MJLP status is read by using this command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C981JC | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C982 | basic Integrated Multiport Repeater (bIMR) |
| AM79C982-4JC | basic Integrated Multiport Repeater (bIMR) |
| AM79C982-8JC | basic Integrated Multiport Repeater (bIMR) |
| AM79C983AKC | Integrated Multiport Repeater 2 (IMR2⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C981JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C982 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:basic Integrated Multiport Repeater (bIMR) |
| AM79C982-4JC | 制造商:Advanced Micro Devices 功能描述:LAN HUB CONTROLLER, 84 Pin, PLCC |
| AM79C982-8JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:basic Integrated Multiport Repeater (bIMR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。