- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C985KCW (ADVANCED MICRO DEVICES INC) enhanced Integrated Multiport Repeater Plus (eIMR+⑩) PDF資料下載
參數(shù)資料
| 型號： | AM79C985KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | enhanced Integrated Multiport Repeater Plus (eIMR+⑩) |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 12/48頁 |
| 文件大?。?/td> | 260K |
| 代理商： | AM79C985KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
12
Am79C985
P R E L I M I N A R Y
PIN DESCRIPTION
AUI Port
DI+, DI–
Data In
Differential Input
DI
±
are differential, Manchester receiver pins. The
signals comply with IEEE 802.3, Section 7.
DO+, DO–
Data Out
Differential Output
DO
±
are differential, Manchester output driver pins. The
signals comply with IEEE 802.3, Section 7.
CI+, CI–
Collision Input
Differential Input/Output
CI
±
are differential, Manchester I/O signals. As an input,
CI is a collision-receive indicator. As an output, CI gen-
erates a 10-MHz signal if the eIMR+ device senses a
collision.
Twisted Pair Ports
TXD+
0-3
, TXD–
Transmit Data
Differential Output
TXD
±
are 10BASE-T port differential drivers (4 ports).
0-3
RXD+
Receive Data
Differential Input
RXD
±
are 10BASE-T port differential receive inputs
(4 ports).
0-3
, RXD–
0-3
Expansion Bus
DAT
Data
Input/Output/3-State
If the SELO and ACK pins are asserted during non-
collision conditions, the eIMR+ device drives NRZ data
onto the DAT line, regenerating the preamble if neces-
sary. During a collision, when JAM is HIGH, DAT is used
to differentiate between single-port (DAT=1) and multi-
port (DAT=0) collisions. DAT is an output when ACK is
asserted and the eIMR+ device’s ports are active; DAT
is an input when ACK is asserted and the ports are
inactive. If ACK is not asserted, DAT is in the high-im-
pedance state. It is recommended that DAT be pulled
up or down via a high value resistor.
JAM
Jam
Input/Output/3-State
The active eIMR+ device drives JAM HIGH, if it detects
a collision condition on one or more of its ports. The
state of the DAT pin is used in conjunction with JAM to
indicate a single port (DAT =1) or multiport (DAT=0) col-
lision. JAM is in the high-impedance state if neither the
SEL nor ACK signal is asserted. It is recommended that
JAM be pulled up or down via a high value resistor.
SELI
Select In
Input, Active LOW
When the expansion bus is configured for Internal Arbi-
tration mode, these signals indicate that another eIMR+
device is active; SELI
0
or SELI
the upstream device. At reset, SELI
the Internal Arbitration mode and the IMR+ mode of the
expansion bus; a HIGH selects the Internal Arbitration
mode and a LOW selects the IMR+ mode.
0-1
1
is driven by SELO from
selects between
0
SELO
Select Out
Output, Active LOW
If the expansion bus is configured for Internal Arbitration
mode, an eIMR+ device drives this pin LOW when it is
active or when either of its SELI
active eIMR+ device is defined as having one or more
ports receiving or colliding and/or is still transmitting
data from the internal FIFO, or extending a packet to the
minimum of 96 bit times. When the expansion bus is
configured for IMR+ mode, SELO is active when the
eIMR+ device is active (acquiring the functionality of the
REQ pin on the Am79C981 IMR+ device).
0-1
pins is LOW. An
ACK
Acknowledge
Input/Output, Active LOW, Open Drain
This signal is asserted to indicate that an eIMR+ device
is active. It also signals to the other eIMR+ devices the
presence of a valid collision status on the JAM line and
valid data on the DAT line. When the eIMR+ device is
configured for Internal Arbitration mode, ACK is an I/O,
and must be pulled to VDD via a minimum equivalent
resistance of 1 k
.
When the eIMR+ device is configured
for IMR+ mode, ACK is an input driven by an external
arbiter.
COL
Collision
Input/Output, Active LOW, Open Drain
When asserted, COL indicates that more than one
eIMR+ device is active. Each eIMR+ device generates
the Collision Jam sequence independently. When the
eIMR+ device is configured for Internal Arbitration
SELI_1
SELI_0
Arbitration
Mode
X
X
1
0
Internal
IMR+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C987 | Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C987JC | Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C987JCB | Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C988A | IC,Motor Controller,CMOS,SOP,8PIN |
| AM79C988 | Quad Integrated Ethernet Transceiver (QuIET⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C985WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM79C987 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C987JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C987JCB | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Hardware Implemented Management Information Base (HIMIB) Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。