參數(shù)資料
型號(hào)： AN221D04-EVAL
廠商： Electronic Theatre Controls, Inc.
英文描述： Dynamically Reconfigurable FPAA With Enhanced I/O
中文描述： 動(dòng)態(tài)可重構(gòu)FPAA的具有增強(qiáng)的I / O
文件頁(yè)數(shù)： 16/21頁(yè)
文件大小： 448K
代理商： AN221D04-EVAL
AN221E04 Datasheet – Dynamically Reconfigurable FPAA With Enhanced I/O
DS030100-U006a - 16 -
PINOUT
Pin
Numb
er
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Pin
Name
Pin
Type
Comments
I4PA
I4NA
O1P
O1N
AVSS
AVDD
O2P
O2N
I1P
I1N
I2P
I2N
SHIELD
AVDD2
VREFMC
VREFPC
VMRC
BVDD
BVSS
CFGFLGb
Analog IN+
Analog IN-
Analog OUT+
Analog OUT-
Analog Vss
Analog Vdd
Analog OUT
Analog OUT
Analog IN+
Analog IN-
Analog IN+
Analog IN-
Analog Vdd
Analog Vdd
Vref
Vref
Vref
Analog Vdd
Analog Vss
Digital IN
Low noise Vdd bias for capacitor array n-wells
Analog power
Attach filter capacitor for VREF-
Attach filter capacitor for VREF+
Attach filter capacitor for VMR (Voltage Main Reference)
Analog power for bandgap Vref Generators
Analog ground for bandgap Vref Generators
In multi-device systems...
0, Ignore incoming data (unless currently addressed)
1, Pay attention to incoming data (watching for address)
0, Device is being configured
Z, Device is not being configured (if internal pullup is selected)
0, Chip is selected
1, Chip is not selected
0, Allow configuration to proceed
1, Hold off configuration
Passes read-back data through to LCC_B pin
Digital OUT
21
CS2b
Digital IN
Digital IN
(during config)
Digital IN
(after config)_
Digital IN
Digital Vss
Digital IN
22
CS1b
23
24
25
DCLK
SVSS
MODE
Digital ground - substrate tie
0, Synchronous serial interface
1, SPI EPROM Interface
MODE = 0, analog clock < 40 MHz
MODE = 1, SPI EPROM or serial EPROM clock
During power-up, sources SPI EPROM initialization command string
After power-up, sources any of the four internal analog clocks
Serial configuration data input
1, Local configuration is needed. Once configuration is completed, it is a registered version of
CS1b or if the device is addressed for read, it serves as serial data out port
0, Initiate reset
1, No action
0, Error condition
Z, No error condition (external pullup required)
0, Hold off completion of configuration
Rising Edge, Allow completion of configuration
O.D. Output 0, device has not yet completed primary configuration
Z, Device has completed primary configuration (if internal pullup is selected)
A buffered version of DCLK.
(Factory reserved test input. Float if unused)
0, Chip held in reset state
Rising edge, re-initiates power on reset sequence
To initiate a POR reset cycle, the minimum pulse width required on the PORb pin is 25ns.
0, No action
1, Transfer shadow RAM into configuration RAM
Analog multiplexer input signals.
The multiplexer can accept 4 differential inputs or 8 single ended inputs
Digital IN
Digital OUT
Digital OUT
Digital OUT
Digital Vdd
Digital Vss
Digital IN
Digital OUT
26
ACLK / SPIP
27
OUTCLK /
SPIMEM
DVDD
DVSS
DIN
LCCb
28
29
30
31
Digital IN
(monitored OUT)
Digital OUT
32
ERRb
33
ACTIVATE
Digital IN
Digital OUT
Digital IN
Digital IN
34
DOUTCLK /
TEST
PORb
35
36
EXECUTE
Digital IN
37
38
39
I3P
I3N
I4PD
Analog IN+
Analog IN-
Analog IN+
40
41
I4ND
I4PC
Analog IN-
Analog IN+
42
I4NC
Analog IN-
43
I4PB
Analog IN+
44
I4NB
Analog IN-
相關(guān)PDF資料
PDF描述
AN221E04 Dynamically Reconfigurable FPAA With Enhanced I/O
AN221E04-QFPSP Dynamically Reconfigurable FPAA With Enhanced I/O
AN221E04-QFPTR Dynamically Reconfigurable FPAA With Enhanced I/O
AN221E04-QFPTY Dynamically Reconfigurable FPAA With Enhanced I/O
AN222 AND / NOR circuit providing the logical function Q = NOT (A.B+C.D+E.F)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN221E04 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dynamically Reconfigurable FPAA With Enhanced I/O
AN221E04-E3-QFPTY 制造商:Anadigm 功能描述:RECONFIGURABLE FPAA WITH RICH
AN221E04-QFPSP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dynamically Reconfigurable FPAA With Enhanced I/O
AN221E04-QFPTR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dynamically Reconfigurable FPAA With Enhanced I/O
AN221E04-QFPTY 制造商:ANADIGM 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*