參數(shù)資料
型號(hào)： AND8090
廠商： ON SEMICONDUCTOR
英文描述： AC Characteristics of ECL Devices
中文描述： 交流特性的ECL裝置
文件頁(yè)數(shù)： 11/20頁(yè)
文件大?。?/td> 896K
代理商： AND8090
AND8090/D
http://onsemi.com
11
Skew (Duty Cycle)
Duty cycle skew is also referred to as pulse skew. Duty
cycle skew is mathematically calculated by taking the
difference between the rising and falling edge propagation
delays. Unequal t
PLH
and t
PHL
values cause pulse width
distortion which affects the duty cycle. Duty cycle skew is
defined by the following equation and Figures 27 and 28 for
an input and its associated output.
tSKEW(Duty Cycle)
| tPLHtPHL|
Figure 27. SingleEnded Duty Cycle Skew
t
PLH
D2
Q2
50%
50%
t
PHL
50%
50%
IN2
t
PLH
IN2
X
pt
OUT2
X
pt
t
PHL
OUT2
X
pt
X
pt
Figure 28. Differential Duty Cycle Skew
Skew (Within Device)
Within device skew is the difference between the identical
transition propagation delays of a single multiple output
device with a common input. It is mathematically calculated
by obtaining the rising and falling output propagation delays
for each individual output of the device. The minimum
output propagation delay from the set of delays is then
subtracted from the maximum output propagation delay
from the set of delays as shown in the following equations.
The higher of the two equation results is taken as the within
device skew specification.
tSKEW(Within Device Rising Edge)
tPLH(max from set)
tPLH(min from set)
tSKEW(Within Device Falling Edge)
tPHL(max from set)
tPHL(min from set)
The example shown in Figure 29 defines the within
device skew parameters for a device with two inputs (D1,
D2) and their two associated outputs (Q1, Q2). The within
device skew for this example would be the higher of the
following two equation results:
tSKEW(Within Device)
tPLH2
tPLH1
tSKEW(Within Device)
tPHL2
tPHL1
Figure 29. Within Device Skew
t
PLH1
D1 = D2
Q1
50%
50%
t
PHL1
50%
50%
t
PLH2
Q2
50%
t
PHL2
50%
Skew (Device to Device)
Device to device skew is the difference between the
identical transition propagation delays of two devices with
a common input signal under identical operating conditions
(identical ambient temperature, V
CC
, V
EE
, etc). It is
mathematically calculated from data sheet propagation
delay values as shown below.
tSKEW(Device to Device)
tPLH(max)
tPLH(min)
tPHL(max)
tPHL(min)
Minimum Input Pulse Width
The minimum input pulse width (t
PW
) is the shortest pulse
width that will guarantee proper device operation. It is
measured by decreasing the test signal generator pulse width
(i.e., DUT input pulse width) until the DUT outputs no
longer function properly. For singleended inputs, it is
measured between the 50% points of the rise and fall
transitions as shown in Figure 30.
Figure 30. SingleEnded Input Pulse Width
t
PW
V
IH
V
IL
50%
t
PW
相關(guān)PDF資料
PDF描述
AND8090D AC Characteristics of ECL Devices
AND8094 Three New Tiny Switches Facilitate Video Switching
AND8094D Three New Tiny Switches Facilitate Video Switching
AND8098 Low-Cost 100 mA High-Voltage Buck and Buck-Boost Using NCP1052
AND8099 5.0 V, 2.0 A Flyback Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AND8090D 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:AC Characteristics of ECL Devices
AND8094 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Three New Tiny Switches Facilitate Video Switching
AND8094D 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Three New Tiny Switches Facilitate Video Switching
AND8098 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low-Cost 100 mA High-Voltage Buck and Buck-Boost Using NCP1052
AND8099 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5.0 V, 2.0 A Flyback Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*