ProASICPLUS Flash Family FPGAs 2- 54 v5.9 Embedded Memory Specifications
參數(shù)資料
型號： APA300-FGG256I
廠商： Microsemi SoC
文件頁數(shù)： 140/178頁
文件大?。?/td> 0K
描述： IC FPGA PROASIC+ 300K 256-FBGA
標準包裝： 90
系列： ProASICPLUS
RAM 位總計： 73728
輸入/輸出數(shù)： 186
門數(shù)： 300000
電源電壓： 2.3 V ~ 2.7 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 85°C
封裝/外殼： 256-LBGA
供應商設備封裝： 256-FPBGA（17x17）
ProASICPLUS Flash Family FPGAs
2- 54
v5.9
Embedded Memory Specifications
This section discusses ProASICPLUS SRAM/FIFO embedded
memory and its interface signals, including timing
diagrams that show the relationships of signals as they
pertain to single embedded memory blocks (Table 2-51).
Table 2-13 on page 2-21 shows basic SRAM and FIFO
configurations. Simultaneous read and write to the same
location must be done with care. On such accesses the DI
bus is output to the DO bus. Refer to the ProASICPLUS
RAM and FIFO Blocks application note for more
information.
Enclosed Timing Diagrams—SRAM Mode:
Embedded Memory Specifications
The difference between synchronous transparent and
pipeline modes is the timing of all the output signals
from the memory. In transparent mode, the outputs will
change within the same clock cycle to reflect the data
requested by the currently valid access to the memory. If
clock cycles are short (high clock speed), the data
requires most of the clock cycle to change to valid values
(stable signals). Processing of this data in the same clock
cycle is nearly impossible. Most designers add registers at
all outputs of the memory to push the data processing
into the next clock cycle. An entire clock cycle can then
be used to process the data. To simplify use of this
memory
setup,
suitable
registers
have
been
implemented as part of the memory primitive and are
available to the user in the synchronous pipeline mode.
In this mode, the output signals will change shortly after
the second rising edge, following the initiation of the
read access.
Table 2-51 Memory Block SRAM Interface Signals
SRAM Signal
Bits
In/Out
Description
WCLKS
1
In
Write clock used on synchronization on write side
RCLKS
1
In
Read clock used on synchronization on read side
RADDR[0:7]
8
In
Read address
RBLKB
1
In
True read block select (active Low)
RDB
1
In
True read pulse (active Low)
WADDR[0:7]
8
In
Write address
WBLKB
1
In
Write block select (active Low)
DI[0:8]
9
In
Input data bits [0:8], [8] can be used for parity In
WRB
1
In
Negative true write pulse
DO[0:8]
9
Out
Output data bits [0:8], [8] can be used for parity Out
RPE
1
Out
Read parity error (active High)
WPE
1
Out
Write parity error (active High)
PARODD
1
In
Selects odd parity generation/detect when high, even when low
Note: Not all signals shown are used in all modes.
相關PDF資料
PDF描述
A54SX16P-TQ176I IC FPGA SX 24K GATES 176-TQFP
A54SX16P-1TQ176 IC FPGA SX 24K GATES 176-TQFP
HMM44DRYF CONN EDGECARD 88POS DIP .156 SLD
AMM25DRMN CONN EDGECARD 50POS .156 WW
A54SX16P-1TQG176 IC FPGA SX 24K GATES 176-TQFP
相關代理商/技術參數(shù)
參數(shù)描述
APA300-FGG256M 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 300K GATES 180MHZ 0.22UM 2.5V 256FBGA - Trays
APA300-FGGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-FGGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-FGGI 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-FGGM 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*