- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295074 > AS7C25512PFD36A-133TQIN (INTEGRATED SILICON SOLUTION INC) 512K X 36 STANDARD SRAM, 3.8 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C25512PFD36A-133TQIN |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 STANDARD SRAM, 3.8 ns, PQFP100 |
| 封裝： | 14 X 20 MM, LEAD FREE, TQFP-100 |
| 文件頁數(shù)： | 2/19頁 |
| 文件大?。?/td> | 523K |
| 代理商： | AS7C25512PFD36A-133TQIN |
AS7C25512PFD32A
AS7C25512PFD36A
2/10/05, v. 1.2
Alliance Semiconductor
10 of 19
Timing characteristics over operating range
Snooze Mode Electrical Characteristics
Parameter
Sym
–166
–133
Unit
Notes1
1
Min
Max
Min
Max
Clock frequency
fMax
–
166
–
133
MHz
Cycle time
tCYC
6–
7.5
–
ns
Clock access time
tCD
–3.5
–3.8
ns
Output enable low to data valid
tOE
–3.5
–3.8
ns
Clock high to output low Z
tLZC
0–0–
ns
2,3,4
Data output invalid from clock high
tOH
1.5
–
1.5
–
ns
2
Output enable low to output low Z
tLZOE
0–0–
ns
2,3,4
Output enable high to output high Z
tHZOE
–
3.5
-
3.8
ns
2,3,4
Clock high to output high Z
tHZC
–
3.5
-
3.8
ns
2,3,4
Output enable high to invalid output
tOHOE
0–0–
ns
Clock high pulse width
tCH
2.4
–
2.4
–
ns
5
Clock low pulse width
tCL
2.3
–
2.4
–
ns
5
Address setup to clock high
tAS
1.5
–
1.5
–
ns
6
Data setup to clock high
tDS
1.5
–
1.5
–
ns
6
Write setup to clock high
tWS
1.5
–
1.5
–
ns
6,7
Chip select setup to clock high
tCSS
1.5
–
1.5
–
ns
6,8
Address hold from clock high
tAH
0.5
–
0.5
–
ns
6
Data hold from clock high
tDH
0.5
–
0.5
–
ns
6
Write hold from clock high
tWH
0.5
–
0.5
–
ns
6,7
Chip select hold from clock high
tCSH
0.5
–
0.5
–
ns
6,8
ADV setup to clock high
tADVS
1.5
–
1.5
–
ns
6
ADSP setup to clock high
tADSPS
1.5
–
1.5
–
ns
6
ADSC setup to clock high
tADSCS
1.5
–
1.5
–
ns
6
ADV hold from clock high
tADVH
0.5
–
0.5
–
ns
6
ADSP hold from clock high
tADSPH
0.5
–
0.5
–
ns
6
ADSC hold from clock high
tADSCH
0.5
–
0.5
–
ns
6
Description
Conditions
Symbol
Min
Max
Units
Current during Snooze Mode
ZZ > VIH
ISB2
40
mA
ZZ active to input ignored
tPDS
2cycle
ZZ inactive to input sampled
tPUS
2cycle
ZZ active to SNOOZE current
tZZI
2cycle
ZZ inactive to exit SNOOZE current
tRZZI
0cycle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C31024LL-100TC | 128K X 8 STANDARD SRAM, 100 ns, PDSO32 |
| AS8ERLC128K32SQ-250/883C | 128K X 32 EEPROM 3V, 250 ns, CQFP68 |
| AS8F1M32QT-90/Q | 1M X 32 FLASH 5V PROM MODULE, 90 ns, CQFP68 |
| ASD-FREQ-F-C-S | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 60 MHz, HCMOS/TTL OUTPUT |
| ASD1-FREQ-S | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 60 MHz, HCMOS/TTL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C25512PFD36A-166TQC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFD36A-166TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFD36A-166TQI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFD36A-166TQIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFS32A | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。