- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19916 > AT17LV65-10SI (Atmel)IC SRL CONFIG EEPROM 64K 20SOIC PDF資料下載
參數(shù)資料
| 型號： | AT17LV65-10SI |
| 廠商： | Atmel |
| 文件頁數(shù)： | 26/26頁 |
| 文件大小： | 0K |
| 描述： | IC SRL CONFIG EEPROM 64K 20SOIC |
| 標(biāo)準(zhǔn)包裝： | 38 |
| 可編程類型： | 串行 EEPROM |
| 存儲容量： | 64kb |
| 電源電壓： | 3 V ~ 3.6 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 609 (CN2011-ZH PDF) |
| 配用： | ATDH2225-ND - CABLE ISP FOR AT17 ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT |
| 其它名稱： | AT17LV6510SI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁
9
2321I–CNFG–2/08
AT17LV65/128/256/512/010/002/040
7.
Cascading Serial Configuration EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration
memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the clock signal to the configurator asserts its
CEO output Low and disables its DATA line driver. The second configurator recognizes the Low
level on its CE input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are reset if
the RESET/OE on each configurator is driven to its active (Low) level.
If the address counters are not to be reset upon completion, then the RESET/OE input can be
tied to its inactive (High) level.
The AT17LV65 devices do not have the CEO feature to perform cascaded configurations.
8.
AT17LV Series Reset Polarity
The AT17LV series configurator allows the user to program the reset polarity as either
RESET/OE or RESET/OE. This feature is supported by industry-standard programmer
algorithms.
9.
Programming Mode
The programming mode is entered by bringing SER_EN Low. In this mode the chip can be pro-
grammed by the Two-Wire serial bus. The programming is done at V
CC supply only.
Programming super voltages are generated inside the chip.
10. Standby Mode
The AT17LV series configurators enter a low-power standby mode whenever CE is asserted
High. In this mode, the AT17LV65/128/256 configurator consumes less than 50 A of current at
3.3V (100 A for the AT17LV512/010 and 200 A for the AT17LV002/040). The output remains
in a high-impedance state regardless of the state of the OE input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1250F6 | BATTERY PK S-HD 9.0V D SIZE ZINC |
| T97E477K010CAB | CAP TANT 470UF 10V 10% 2917 |
| TPSD226K025H0200 | CAP TANT 22UF 25V 10% 2917 |
| AT17LV65-10SC | IC SRL CONFIG EEPROM 64K 20SOIC |
| 1250F5 | BATTERY PK S-HD 7.5V D SIZE ZINC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV65-10TQC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV65-10TQI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV65A | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV65A_06 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV65A-10BJC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。