參數(shù)資料
型號(hào)： AT17LV65A-10BJC
廠商： Atmel Corp.
元件分類： FPGA
英文描述： FPGA Configuration EEPROM Memory
中文描述： FPGA配置EEPROM存儲(chǔ)器
文件頁(yè)數(shù)： 21/24頁(yè)
文件大?。?/td> 221K
代理商： AT17LV65A-10BJC
6
AT17LV65/128/256/512/010/002/040
2321E–CNFG–06/03
DATA
Three-state DATA output for configuration. Open-collector bi-directional pin for
programming.
CLK
Clock input. Used to increment the internal address and bit counter for reading and
programming.
WP1
WRITE PROTECT (1). Used to protect portions of memory during programming. Dis-
abled by default due to internal pull-down resistor. This input pin is not used during
FPGA loading operations. This pin is only available on AT17LV512/010/002 devices.
RESET/OE
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low
level on RESET/OE resets both the address and bit counters. A High level (with CE
Low) enables the data output driver. The logic polarity of this input is programmable as
either RESET/OE or RESET/OE. For most applications, RESET should be programmed
active Low. This document describes the pin as RESET/OE.
WP
Write protect (WP) input (when CE is Low) during programming only (SER_EN Low).
When WP is Low, the entire memory can be written. When WP is enabled (High), the
lowest block of the memory cannot be written. This pin is only available on
AT17LV65/128/256 devices.
WP2
WRITE PROTECT (2). Used to protect portions of memory during programming. Dis-
abled by default due to internal pull-down resistor. This input pin is not used during
FPGA loading operations. This pin is only available on AT17LV512/010 devices.
Pin Description
Name
I/O
AT17LV65/
AT17LV128/
AT17LV256
AT17LV512/
AT17LV010
AT17LV002
AT17LV040
8
DIP/
LAP/
SOIC
20
PLCC
20
SOIC
8
DIP/
LAP
20
PLCC
20
SOIC
8
DIP/
LAP/
SOIC
20
PLCC
20
SOIC
44
PLCC
44
TQFP
44
PLCC
44
TQFP
DATA
I/
O
1
221
211
212
40
2
40
CLK
I
2
442
432
435
43
5
43
WP1
I
–
–––
5––
–––
RESET/OE
I
3
663
683
68
19
13
19
13
WP2
I
–
7––
–––
CE
I
4
8
4
8
10
4
8
1021152115
GND
5
10
5
10
11
5
10
11
24
18
24
18
CEO
O
614
14
6
14
13
614
13
27
21
27
21
A2
I
–
READY
O
–
15
–
15
–
29232923
SER_EN
I
7
17
7
17
18
7
17
18
41
35
41
35
V
CC
8
2020
8
20
8
202044384438
相關(guān)PDF資料
PDF描述
AT24C08SC-09BT 1K X 8 I2C/2-WIRE SERIAL EEPROM, XMA8
AT25080-10PC-1.8 SPI Serial EEPROMs
AT25080-10PC-2.7 SPI Serial EEPROMs
AT25080-10PI SPI Serial EEPROMs
AT25080N-10SC-1.8 SPI Serial EEPROMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT17LV65A-10BJI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17LV65A-10CC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17LV65A-10CI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17LV65A-10JC 功能描述:FPGA-配置存儲(chǔ)器 ASICS RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
AT17LV65A-10JI 功能描述:FPGA-配置存儲(chǔ)器 ASICS RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*